LTC6950

Obsolete

1.4GHz Low Phase Noise, Low Jitter PLL with Clock Distribution

Part Models
1
1ku List Price
price unavailable
Viewing:

Part Details

  • Low Phase Noise and Jitter
  • Additive Jitter: 18fsRMS (12kHz to 20MHz)
  • Additive Jitter: 85fsRMS (10Hz to Nyquist)
  • EZSync Multichip Clock Edge Synchronization
  • Full PLL Core with Lock Indicator
  • –226dBc/Hz Normalized In-Band Phase Noise Floor
  • –274dBc/Hz Normalized 1/f Phase Noise
  • 1.4GHz Maximum VCO Input Frequency
  • Four Independent, Low Noise 1.4GHz LVPECL Outputs
  • One LVDS/CMOS Configurable Output
  • Five Independently Programmable Dividers Covering All Integers from 1 to 63
  • Five Independently Programmable VCO Clock Cycle Delays Covering All Integers from 0 to 63
  • –40°C to 105°C Junction Temperature Range
LTC6950
1.4GHz Low Phase Noise, Low Jitter PLL with Clock Distribution
PECLx Closed-Loop Phase Noise, fVCSO = 1GHz, Mx[5:0] = 8, fPECLx = 125MHz Product Package 1
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Data Sheet

This is the most up-to-date revision of the Data Sheet.

Learn More
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project

Software Resources

Evaluation Software 1

ClockWizard

ClockWizard builds on PLLWizard and simplifies the evaluation process of the LTC6950. Besides the ability to design the loop filter components and predict the resulting phase noise and jitter performance, ClockWizard introduces a scope plot which shows the LTC6950 outputs in the time domain and illustrates the phase relationships between the outputs based on their respective EZSync settings. It also controls the LTC6950 demoboard via the DC590 or DC2026.


Hardware Ecosystem

Parts Product Life Cycle Description
Clock Distribution Devices 2
HMC1031 LAST TIME BUY 0.1 MHz to 500 MHz Clock Generator with Integer N PLL
LTC6954 LAST TIME BUY Low Phase Noise, Triple Output Clock Distribution Divider/Driver
High Speed Comparators (<100ns Propagation Delay) 1
LTC6957 Low Phase Noise, Dual Output Buffer/Driver/Logic Converter
Signal Chain &micro;Module Receivers 1
LTM9013 LAST TIME BUY 300MHz Wideband Receiver
Standard High Speed A/D Converters 2
LTC2157-14 PRODUCTION Dual 14-Bit 250Msps ADCs
LTC2208 PRODUCTION 16-Bit, 130Msps ADC
Modal heading
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project

Tools & Simulations


Evaluation Kits

eval board
DC1795A

LTC6950 Demo Board | Integer-N PLL with 5 Outputs (Requires DC590 or DC2026)

Product Details

Demonstration circuit 1795A features the LTC6950, a 1.4GHz low phase noise, low jitter PLL with clock distribution. For ease of use, the DC1795A comes installed with a 100MHz reference and a 1GHz VCSO, voltage controlled SAW oscillator with sine wave output. All differential inputs and outputs have 0.5" spaced SMA connectors. The DC1795A has four AC coupled LVPECL outputs with 50Ω transmission lines making them suitable to drive 50Ω impedance instruments. The LVDS/CMOS output is DC coupled. The LTC6950’s EZSync™ function is made available via a turret and an SMA connector.

DC1795A
LTC6950 Demo Board | Integer-N PLL with 5 Outputs (Requires DC590 or DC2026)
DC1795A Demo Board DC1795A Demo Board DC1795A Demo Board DC1795A Demo Board DC1795A - Schematic

Latest Discussions

Recently Viewed