Supply Sequencers

Supply Sequencers

Analog Devices analog and digital supply sequencers cover a wide range of power supply sequencing needs for systems with multiple power rails, including complex systems that utilize FPGAs, ASICS, PLDs, DSPs, data converters (ADCs or DACs), and microcontrollers. These high performance components may demand that certain rails power-up and/or power-down. Our supply sequencers are easy to design in, accurate, and cascadable, which allows designers to quickly architect reliable systems with hundreds of rails in any type of application. Standout features include charge pumped gate drives for MOSFETs in series with supplies, externally configurable timers, integrated supply supervisors, and a host of digital inputs/outputs for simple communications.

View All Parts in Subcategory

Analog Sequencers

Analog sequencers from Analog Devices integrate accurate comparators with the control functionality of power-on and power-down sequencing for voltage regulator banks. The comparators monitor the regulator voltage outputs and trigger the turn on of next rail in the system after a preconfigured time delay. Some members of this portfolio can be cascaded together, which provides scalable solutions to expand functionality across multiple devices. Our analog sequencers provide an easy to use solution for power sequencing challenges in cellular infrastructure, telecommunication, data communication, and data center applications.

Digital Sequencers

The Analog Devices Super Sequencer^® portfolio offers a total power management platform for monitoring, measuring, sequencing, and margining a large number of supply rails. Our comparators provide ±1% accurate monitoring of rails, while 12-bit ADCs offer voltage readback via a serial interface. Applications using these devices benefit from sequencing that has been custom tailored to their needs by powerful state machine cores, as well as DAC banks to trim or margin regulators. Our digital sequencers include on-board EEPROM for storing devices parameters and for latching information for later analysis.