ADF4382A
推荐新设计使用2.87GHz to 21GHz Fractional-N PLL/VCO for High Performance Converter Clocking Applications
2.87GHz to 21GHz Fractional-N PLL/VCO for High Performance Converter Clocking Applications
- 产品模型
- 2
产品详情
- Fundamental output frequency range: 11.5 GHz to 21 GHz
- Divide by 2 output frequency range: 5.75 GHz to 10.5 GHz
- Divide by 4 output frequency range: 2.875 GHz to 5.25 GHz
- Integrated RMS jitter at 20 GHz = 20 fs (integration bandwidth: 100 Hz to 100 MHz)
- Integrated RMS jitter at 20 GHz = 31 fs (ADC SNR method)
- VCO fast calibration time < 1 μs
- VCO autocalibration time < 100 μs
- Phase noise floor: −156 dBc/Hz at 20 GHz
- PLL specifications
- −239 dBc/Hz: normalized in-band phase noise floor
- −287 dBc/Hz: normalized 1/f phase noise floor
- 625 MHz maximum phase/frequency detector input frequency
- 4.5 GHz reference input frequency
- Typical spurious fPFD: −90 dBc
- Reference to output delay specifications
- Propagation delay temperature coefficient: 0.06 ps/°C
- Adjustment step size: <1 ps
- Multichip output phase alignment
- 3.3 V and 5 V power supplies
- ADIsimPLL™ loop filter design tool support
- 7 mm × 7 mm, 48-terminal LGA
- −40°C to +105°C operating temperature
The ADF4382A is a high performance, ultralow jitter, fractional-N phased-locked loop (PLL) with an integrated voltage controlled oscillator (VCO) ideally suited for local oscillator (LO) generation for 5G applications or data converter clock applications. The high performance PLL has a figure of merit of −239 dBc/Hz, low 1/f noise and high PFD frequency of 625 MHz in integer mode that can achieve ultralow in-band noise and integrated jitter. The ADF4382A can generate frequencies in a fundamental octave range of 11.5 GHz to 21 GHz, thereby eliminating the need for subharmonic filters. The divide by 2 and divide by 4 output dividers on the ADF4382A allow frequencies to be generated from 5.75 GHz to 10.5 GHz and 2.875 GHz to 5.25 GHz, respectively.
For multiple data converter clock applications, the ADF4382A automatically aligns its output to the input reference edge by including the output divider in the PLL feedback loop. For applications that require deterministic delay or delay adjustment capability, a programmable reference to output delay with <1 ps resolution is provided. The reference to output delay matching across multiple devices and over temperature allows predictable and precise multichip alignment.
The simplicity of the ADF4382A block diagram eases development time with a simplified serial peripheral interface (SPI) register map, external SYNC input, and repeatable multichip alignment in both integer and fractional mode.
Applications
- High performance data converter clocking
- Wireless infrastructure (MC-GSM, 5G, 6G)
- Test and measurement
参考资料
ADI 始终高度重视提供符合最高质量和可靠性水平的产品。我们通过将质量和可靠性检查纳入产品和工艺设计的各个范围以及制造过程来实现这一目标。出货产品的“零缺陷”始终是我们的目标。查看我们的质量和可靠性计划和认证以了解更多信息。
| 产品型号 | 引脚/封装图-中文版 | 文档 | CAD 符号，脚注和 3D模型 |
|---|---|---|---|
| ADF4382ABCCZ | 48-Terminal Land Grid Array [LGA] (7mm x 7mm x 1.25 mm) | ||
| ADF4382ABCCZ-RL7 | 48-Terminal Land Grid Array [LGA] (7mm x 7mm x 1.25 mm) |
这是最新版本的数据手册
工具及仿真模型
IBIS 模型 1
ADIsimPLL™
ADIsimPLL可以对ADI公司最新的高性能PLL产品进行快速、可靠的评估。它是目前最全面的PLL频率合成器设计和仿真工具，可实现所有对PLL性能有显著影响的重要非线性效应仿真。ADIsimPLL可以免去设计过程中的至少一项重复劳动，从而加快上市速度。
打开工具
LTspice®是一款强大高效的免费仿真软件、原理图采集和波形观测器，为改善模拟电路的仿真提供增强功能和模型。
评估套件
资料
软件
最新评论
需要发起讨论吗？ 没有关于 adf4382a的相关讨论？是否需要发起讨论？
在EngineerZone®上发起讨论