AD6676

RECOMMENDED FOR NEW DESIGNS

Wideband IF Receiver Subsystem

Data Sheet (Rev. D) Product Selection Table
Part Models
1
1ku List Price
Starting From $186.18
Viewing:

Part Details

  • High instantaneous dynamic range
    • Noise figure (NF) as low as 13 dB
    • Noise spectral density (NSD) as low as −159 dBFS/Hz
    • IIP3 up to 36.9 dBm with spurious tones <−99 dBFS
  • Tunable band-pass Σ-Δ analog-to-digital converter (ADC)
    • 20 MHz to 160 MHz signal bandwidth
    • 70 MHz to 450 MHz IF center frequency
    • Configurable input full-scale level of −2 dBm to −14 dBm
      • Easy to drive resistive IF input
    • Gain flatness of 1 dB with under 0.5 dB out-of-band peaking
      • Alias rejection greater than 50 dB
    • 2.0 GSPS to 3.2 GSPS ADC clock rate
      • On-chip PLL clock multiplier
    • 16-bit I/Q rate up to 266 MSPS
  • On-chip digital signal processing
    • NCO and quadrature digital downconverter (QDDC)
    • Selectable decimation factor of 12, 16, 24, and 32
  • Automatic gain control (AGC) support
    • On-chip attenuator with 27 dB span in 1 dB steps
    • Fast attenuator control via configurable AGC data port 
    • Peak detection flags with programmable thresholds
  • Single or dual lane, JESD204B capable
  • Low power consumption: 1.20 W
    • 1.1 V and 2.5 V supply voltage
    • TDD power saving up to 60%
  • 4.3 mm × 5.0 mm WLCSP
AD6676
Wideband IF Receiver Subsystem
AD6676 Functional Block Diagram AD6676 Pin Configuration
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Data Sheet 1

User Guide 1

Technical Articles 4

Informational 1

Learn More
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project

Software Resources

Device Drivers 2

Hardware Ecosystem

Parts Product Life Cycle Description
Fractional-N PLL 1
ADF4355-2
RECOMMENDED FOR NEW DESIGNS Microwave Wideband Synthesizer with Integrated VCO
Gain Blocks 2
ADL5541
PRODUCTION

20 MHz to 6 GHz RF/IF Gain Block, Fixed Gain of 15 dB
ADL5542
PRODUCTION

20 MHz to 6 GHz RF/IF Gain Block, Fixed Gain of 20 dB
Positive Linear Regulators (LDO) 2
ADP223
RECOMMENDED FOR NEW DESIGNS Dual, 300 mA Adjustable Output, Low Noise, High PSRR Voltage Regulator
ADP1752
PRODUCTION 800mA Low-Vin LDO Regulator
RF Mixers with Integrated LO 1
ADRF6620
Obsolete 700 MHz to 2700 MHz RX Mixer with Integrated IF DGA, Fractional-N PLL, and VCO
Single, Double, and Triple Balanced Mixers 1
ADL5801
RECOMMENDED FOR NEW DESIGNS High IP3, 10 MHz TO 6 GHz, Active Mixer
Modal heading
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project

Tools & Simulations

AD6676 AMI Model

Open Tool

ADC Companion Transport Layer RTL Code Generator Tool

This command line executable tool generates a Verilog module which implements the JESD204 receive transport layer. The user specifies in a configuration file one or more modes to be supported by the transport layer module. These modes are defined as a set of JESD204 parameter values: L, M, F, S, N', and CF. The transport layer converts JESD204 lane data output from a JESD204 link layer IP to a data bus with a fixed width, containing interleaved virtual converter samples. Both JESD204B and JESD204C link layers are supported.

Open Tool

Evaluation Kits

eval board
schematic 1
EVAL-AD6676

AD6676 Evaluation Board

Buy Now View Details

Product Details

The AD6676EBZ supports the AD6676 highly integrated IF subsystem that can digitize radio frequency (RF) bands up to 160 MHz in width centered on an intermediate frequency (IF) of 70 MHz to 450 MHz. Unlike traditional Nyquist IF sampling ADCs, the AD6676 relies on a tunable band-pass Σ-Δ ADC with a high oversampling ratio to eliminate the need for band specific IF SAW filters and gain stages, resulting in significant simplification of the wideband radio receiver architecture. On-chip quadrature digital downconversion followed by selectable decimation filters reduces the complex data rate to a manageable rate between 62.5 MSPS to 266.7 MSPS. The 16-bit complex output data is transferred to the host via a single or dual lane JESD204B interface supporting line rates up to 5.333 Gbps.

The AD6676EBZ is compatible with the HSC-ADC-EVALEZ, the ADI FPGA-Based Data Capture Kit.

EVAL-AD6676
AD6676 Evaluation Board
Eval-AD6676

Latest Discussions

15 Weeks Ago
RE: AD6676: is it possible to use 25 MHz IF frequency?
21 Weeks Ago
RE: AD6676 Matlab R2021a simulink model
View related discussion on EngineerZone®

Recently Viewed