HMC704

LAST TIME BUY

8 GHz 19-Bit Fractional-N PLL

Part Models
2
1ku List Price
price unavailable
Viewing:

Part Details

  • Wide band: DC - 8 GHz RF Input,  4 GHz 19-Bit Prescaler
  • Industry Leading Phase Noise & Spurious -112 dBc/Hz @ 8 GHz Fractional, 50 kHz Offset
    • -230 dBc/Hz Frac. Mode
    • -233 dBc/Hz Int. Mode 100 MHz PFD
  • High PFD rate: 100 MHz
  • 24 Lead 4x4mm SMT Package: 16mm²
HMC704
8 GHz 19-Bit Fractional-N PLL
hmc704lp4_fbl
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Data Sheet

This is the most up-to-date revision of the Data Sheet.

Learn More
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project

Hardware Ecosystem

Parts Product Life Cycle Description
ADF41513 RECOMMENDED FOR NEW DESIGNS 26.5 GHz, Integer N/Fractional-N, PLL Synthesizer
LTC6947 Obsolete Ultralow Noise 0.35GHz to 6GHz Fractional-N Synthesizer
ADF41510 RECOMMENDED FOR NEW DESIGNS 10 GHz, Integer-N/Fractional-N PLL Synthesizer
Modal heading
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project

Tools & Simulations

ADIsimFrequency Planner Tool

For those developers dealing with integer boundary spurs from Analog’s PLL synthesizers, the best solution is ADIsimFrequencyPlanner. The frequency planner quickly analyzes the PFD frequency for a user’s output requirements and then optimizes the frequency of each output to identify the highest contributing integer boundary spur performance.

Open Tool

ADIsimPLL™

ADIsimPLL enables the rapid and reliable evaluation of new high performance PLL products from ADI. It is the most comprehensive PLL Synthesizer design and simulation tool available today. Simulations performed include all key non-linear effects that are significant in affecting PLL performance. ADIsimPLL removes at least one iteration from the design process, thereby speeding the design- to-market.

Open Tool

Latest Discussions

Recently Viewed