ADSP-21568
推荐新设计使用933 MHz SHARC+ DSP with 2048KB Shared L2 SRAM
- 产品模型
- 2
产品详情
- 933 MHz (max) Core clock frequency
- 640KBon-chip Level 1 (L1) SRAM memory (with parity) increases low latency performance
- 32-bit, 40-bit & 64-bit floating point support
- 32-bit fixed point
- Byte, short-word, word, long-word addressed
- 2048 KB on-chip Level 2 (L2) SRAM with ECC protection - eliminates need for external memory in many use cases
- xSPI to support external HyperRAMTM/HyperFlashTM memory
- Enhanced FIR/IIR offload engines running at Core clock frequency for added processing power
- Security Crypto Engines with OTP
Innovative Digital Audio Interface (DAI) includes:
- 8x Full SPORT interfaces w/TDM & I2S modes
- 2x S/PDIF Rx/Tx, 8 ASRC pairs
- 8x Precision Clock Generators
- 28 Buffers
- 1x SPI, 2x Quad SPI, 1x xSPI
- MLB 3-pin
- 4x I2C,2x UARTs
- 6x General Purpose Timer, 1x General Purpose Counter
- 2x Watchdog Timers
- 22 GPIO pins, 24 DAI pins
- 17mm x 17mm (0.8mm pitch) 400-ball CSP_BGA
- Security and Protection
- Crypto hardware accelerators
- Fast secure boot with IP protection
- Enhanced FIR and IIR accelerators running up to 933 MHz
- AEC-Q100 qualified for automotive applications
Reaching speeds of up to 933 MHz, the ADSP-21568 processors are members of the SHARC® family of products. These processors offer a cost-reduced pin- and code-compatible option to the ADSP-21566/ADSP-21567/ADSP-21569 processors, while offering double the L2 memory (2MB) and supporting the peripheral functions of the ADSP-21562/ADSP-21563/ADSP-21565 LQFP package products.
The processors are members of the SIMD SHARC family of digital signal processors (DSPs) that feature Analog Devices, Inc., Super Harvard Architecture. These 32-bit/40-bit/64-bit floating-point processors are optimized for high performance audio/floating-point applications with large on-chip static random-access memory (SRAM), multiple internal buses that eliminate input/output (I/O) bottlenecks, and innovative digital audio interfaces (DAI). Additions to the SHARC+ core include cache enhancements and branch prediction, while maintaining instruction set compatibility to previous SHARC products.
By integrating a rich set of industry-leading system peripherals and memory, the SHARC+ processor is the platform of choice for applications that require programmability similar to reduced instruction set computing (RISC), multimedia support, and leading edge signal processing in one integrated package. These applications span a wide array of markets, including automotive, professional audio, and industrial-based applications that require high floating-point performance.
APPLICATIONS
- Automotive:
- audio amplifier, head unit, ANC/RNC, rear seat entertainment, digital cockpit, ADAS
- Consumer & Professional Audio:
- speakers, sound bars, AVRs, conferencing systems, mixing consoles, microphone arrays, headphones
参考资料
数据手册 1
应用笔记 1
处理器手册 1
ADI 始终高度重视提供符合最高质量和可靠性水平的产品。我们通过将质量和可靠性检查纳入产品和工艺设计的各个范围以及制造过程来实现这一目标。出货产品的“零缺陷”始终是我们的目标。查看我们的质量和可靠性计划和认证以了解更多信息。
产品型号 | 引脚/封装图-中文版 | 文档 | CAD 符号,脚注和 3D模型 |
---|---|---|---|
ADSP-21568-BCZENG | 400-Ball CSPBGA (17mm x 17mm x 1.28mm) | ||
ADSP-21568KBCZ10 | 400-Ball CSPBGA (17mm x 17mm x 1.28mm) |
这是最新版本的数据手册
软件资源
工具及仿真模型
评估套件
最新评论
需要发起讨论吗? 没有关于 adsp-21568的相关讨论?是否需要发起讨论?
在EngineerZone®上发起讨论