ADSP-21061
新規設計には非推奨SHARC, 50 MHz, 150 MFLOPS, 5v, floating point
製品の詳細
- 50MHz (20ns instruction rate) SISD SHARC Core
- 150MFLOPs peak performance
- Code compatible with all SHARC processors
- Supports IEEE-compatible 32-bit floating-point, 40-bit floating point, and 32-bit fixed point math
- 1Mbit of on-chip dual-ported SRAM
- Glueless connection for scalable DSP multiprocessing
- Two synchronous serial ports with independent transmit and receive functions
- 6 Channel DMA controller
- Host Processor Interface
The ADSP-21061 is a member of the powerful SHARC® family of floating point processors. The SHARC® Super Harvard Architecture Computerare signal processing microcomputers that offer new capabilities and levels of integration and performance.
The ADSP-21061 is a 32-bit processor optimized for high performance DSP applications. The ADSP-21061 combines the ADSP-21000 DSP core with a dual-ported on-chip SRAM and an I/O processor with a dedicated I/O bus to form a complete system-in-a-chip.
Fabricated in a high-speed, low-power CMOS process, the ADSP-21061 has a 20 ns instruction cycle time operating at 50 MIPS. With its on-chip instruction cache, the processor can execute every instruction in a single cycle.
The ADSP-21061 SHARC® combines a high-performance floating-point DSP core with integrated, on-chip system features, including a 1 Mbit SRAM memory, host processor interface, DMA controller, serial ports and parallel bus connectivity for glueless DSP multiprocessing.
ドキュメント
データシート 1
ユーザ・ガイド 1
アプリケーション・ノート 41
プロセッサ・マニュアル 2
集積回路異常 1
レガシー・エミュレータ・マニュアル 2
レガシー評価用キットマニュアル 1
これは最新改訂バージョンのデータシートです。