AD4050
推荐新设计使用Compact, Low Power, 12-Bit, 2 MSPS/500 kSPS Easy Drive SAR ADC
- 产品模型
- 3
产品详情
- Small footprint, big performance
- INL: ±0.1 LSB maximum
- SNR: 73.8 dB with VREF = 3.3 V
- 1.35 nJ per conversion
- 1.35 mW/0.68 mW at 1 MSPS/500 kSPS in sample mode
- 370 μW/112 μW at 1 MSPS/300 kSPS in autonomous modes
- 4.1 μW standby power
- Versatile signal conditioning integration
- Easy Drive features enable small, low-power AFE designs
- Compatible with differential and single-ended signal chains
- Wide common-mode input range
- Minimizes digital host activity and power dissipation
- Autonomous sampling with window comparator and interrupt generation
- Averaging filter with continuous and burst sampling options
- Power cycling synchronization for companion devices
- 4-wire SPI compatible with 1.8 V to 3.3 V logic
- 2.00 mm × 2.6 mm LFCSP and 1.67 mm × 1.97 mm WLCSP
- Wide operating temperature range: −40°C to +125°C
The AD4050/AD4056 are versatile, 12-bit, successive approximation register (SAR) analog-to-digital converters (ADCs) that enable low-power, high-density data acquisition solutions without sacrificing precision. These ADCs offer a unique balance of performance and power efficiency, plus innovative features for seamlessly switching between high-resolution and low-power modes tailored to the immediate needs of the system. The AD4050/AD4056 are ideal for battery-powered, compact data acquisition and edge sensing applications.
The Easy Drive features enable highly efficient analog front end (AFE) designs. The small sampling capacitors (3.4 pF) maximize input impedance, thus reducing the dependence on high-bandwidth, power-hungry amplifiers typically required by SAR ADCs. The wide input common-mode range grants inherent support for both differential and single-ended signals.
The AD4050/AD4056 support microcontrollers with power-down modes and interrupt-driven firmware. The autonomous modes enable out-of-range event detection while the digital host sleeps. The averaging modes deliver on-demand, high-resolution measurements while offloading computations from the host processor. The self timed device enable signal (DEV_EN) synchronizes AFE device power cycling to the ADC sampling instant, optimizing system power consumption while minimizing power-up settling error artifacts. The AD4050/AD4056 also support power cycling the voltage reference and using the supply as the ADC reference voltage (VREF) for additional power savings.
The device configuration and ADC data readback are supported via a robust, 4-wire serial peripheral interface (SPI) with cyclic redundancy check (CRC) supported for all data transfers. The AD4050/AD4056 are available in compact LFCSP and WLCSP packages and operate across a wide temperature range, making them ideal for a diverse set of applications.
APPLICATIONS
- Battery-powered data acquisition
- Vital signs monitoring
- Biological and chemical analysis
- Geologic and seismic sensing
- Motion and robotics
参考资料
数据手册 1
用户手册 1
ADI 始终高度重视提供符合最高质量和可靠性水平的产品。我们通过将质量和可靠性检查纳入产品和工艺设计的各个范围以及制造过程来实现这一目标。出货产品的“零缺陷”始终是我们的目标。查看我们的质量和可靠性计划和认证以了解更多信息。
| 产品型号 | 引脚/封装图-中文版 | 文档 | CAD 符号，脚注和 3D模型 |
|---|---|---|---|
| AD4050BCBZ-RL7 | CHIPS W/SOLDER BUMPS/WLCSP | ||
| AD4050BCPZ-R2 | LFCSP:LEADFRM CHIP SCALE | ||
| AD4050BCPZ-RL7 | LFCSP:LEADFRM CHIP SCALE |
这是最新版本的数据手册
软件资源
Mbed支持 1
Evaluation Software 0
找不到您所需的软件或驱动?
硬件生态系统
评估套件
Evaluating the AD4050/AD4052 Compact, Low Power, 12-Bit/16-Bit, 2 MSPS Easy Drive SAR ADCs
资料
最新评论
需要发起讨论吗？ 没有关于 ad4050的相关讨论？是否需要发起讨论？
在EngineerZone®上发起讨论