ADCLK946
RECOMMENDED FOR NEW DESIGNSSix LVPECL Outputs, SiGe Clock Fanout Buffer
- Part Models
- 2
- 1ku List Price
- Starting From $5.10
Part Details
|
|
The ADCLK946 is an ultrafast clock fanout buffer fabricated on the Analog Devices, Inc., proprietary XFCB3 silicon germanium (SiGe) bipolar process. This device is designed for high speed applications requiring low jitter.
The device has a differential input equipped with center-tapped, differential, 100 Ω on-chip termination resistors. The input accepts dc-coupled LVPECL, CML, 3.3 V CMOS (single ended), and ac-coupled 1.8 V CMOS, LVDS, and LVPECL inputs. A VREF pin is available for biasing ac-coupled inputs.
The ADCLK946 features six full-swing emitter-coupled logic (ECL) output drivers. For LVPECL (positive ECL) operation, bias VCC to the positive supply and VEE to ground. For ECL operation, bias VCC to ground and VEE to the negative supply.
The ECL output stages are designed to directly drive 800 mV each side into 50 Ω terminated to VCC − 2 V for a total differen-tial output swing of 1.6 V.
The ADCLK946 is available in a 24-lead LFCSP and is specified for operation over the standard industrial temperature range of −40°C to +85°C.
Applications
Documentation
Data Sheet 1
User Guide 1
Technical Articles 3
Frequently Asked Question 1
Tutorial 1
Product Selection Guide 1
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| ADCLK946BCPZ | 24-Lead LFCSP (4mm x 5mm w/ EP) | ||
| ADCLK946BCPZ-REEL7 | 24-Lead LFCSP (4mm x 5mm w/ EP) |
| Part Models | Product Lifecycle | PCN |
|---|---|---|
|
Sep 16, 2016 - 16_0124 ADCLK946 die change |
||
| ADCLK946BCPZ | PRODUCTION | |
| ADCLK946BCPZ-REEL7 | PRODUCTION | |
|
May 5, 2014 - 14_0020 Conversion of 4x4mm body Size LFCSP Package Outlines from Punch to Sawn and Transfer of Assembly Site to Amkor Philippines. |
||
| ADCLK946BCPZ | PRODUCTION | |
| ADCLK946BCPZ-REEL7 | PRODUCTION | |
|
May 22, 2012 - 12_0063 Conversion of Select Sizes of LFCSP Package Outlines from Punch to Sawn and Transfer of Assembly Site to ASE-Korea. |
||
| ADCLK946BCPZ | PRODUCTION | |
| ADCLK946BCPZ-REEL7 | PRODUCTION | |
This is the most up-to-date revision of the Data Sheet.
Tools & Simulations
ADCLK946 IBIS Model 1
ADIsimCLK Design and Evaluation Software
ADIsimCLK is the design tool developed specifically for Analog Devices' range of ultra-low jitter clock distribution and clock generation products. Whether your application is in wireless infrastructure, instrumentation, networking, broadband, ATE or other areas demanding predictable clock performance, ADIsimCLK will enable you to rapidly develop, evaluate and optimize your design.
Open ToolEvaluation Kits
ADCLK946 Evaluation Board