AD9217

RECOMMENDED FOR NEW DESIGNS

12-Bit, 6 GSPS/10.25 GSPS, RF Analog-to-Digital Converter

Part Models
2
1ku List Price
Starting From $1288.23
Viewing:

Part Details

  • High instantaneous dynamic range
  • NSD
    • −155.1 dBFS/Hz at 10 GSPS with −9 dBFS, 170 MHz input
    • −153 dBFS/Hz at 10 GSPS with −1 dBFS, 170 MHz input
  • SFDR: 70 dBFS at 10 GSPS with −1 dBFS, 1000 MHz input
  • SFDR excluding H2 and H3 (worst other spur): −89 dBFS at 10 GSPS with −1 dBFS, 1000 MHz input
  • Low power dissipation: 4.2 W typical at 10 GSPS
  • Integrated input buffer (6.5 GHz input bandwidth)
    • 1.4 V p-p full-scale analog input with RIN = 50 Ω
    • Overvoltage protection
  • Low latency, high speed parallel output port
  • Fast overrange detection for efficient AGC
  • On-chip temperature sensor
  • On-chip negative voltage generators
  • Low CER: <1 × 10−16
  • Reconfigurable support for AD9213 native mode
  • 12 mm × 12 mm, 192-ball BGA-ED package
AD9217
12-Bit, 6 GSPS/10.25 GSPS, RF Analog-to-Digital Converter
AD9217 Functional Block Diagram
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project
Ask a Question

Documentation

Learn More
Add to myAnalog

Add product to the Products section of myAnalog (to receive notifications), to an existing project or to a new project.

Create New Project

Evaluation Kits

eval board
EVAL-AD9217

EVAL-AD9217 Evaluation Board

Features and Benefits

  • Full featured evaluation board for the AD9217 device family.

Product Details

The AD9217-10GEBZ and AD9217-6GEBZ supports the 10Gsps and 6Gsps models of the AD9217. The AD9217 is a single 12-bit, 10.25 GSPS RF analog-to-digital converter (ADC) with a 6.5 GHz input bandwidth. It has been optimized to support high dynamic range frequency and time domain applications requiring wide instantaneous bandwidth and low code error rates (CER). The AD9217 features a low-latency high speed parallel CML output interface that supports full bandwidth operation with compatible FPGA/ASIC receivers. This Preliminary Evaluation design provides all of the support circuitry required to operate the ADC in its various modes and configurations. It is designed to interface directly with the ADS8-V1EBZ FPGA-based data capture card, allowing users to download captured data for analysis. The device control and subsequent data analysis can be performed using the ACE software package.

EVAL-AD9217
EVAL-AD9217 Evaluation Board
EVAL-AD9213-10GEBZ-B (Angle View) EVAL-AD9213-10GEBZ-B (Top View) EVAL-AD9213-10GEBZ-B (Bottom View) AD9213-6GEBZ Evaluation Board AD9213-6GEBZ Evaluation Board - Bottom View AD9213-6GEBZ Evaluation Board - Top View

Latest Discussions

Recently Viewed