

RELIABILITY REPORT FOR MAX9660ATA+ PLASTIC ENCAPSULATED DEVICES

March 23, 2010

## MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Approved by
Richard Aburano
Quality Assurance
Manager, Reliability Operations



#### Conclusion

The MAX9660ATA+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

IV. .....Die Information

#### **Table of Contents**

IDevice Description	VQuality Assurance Information
IIManufacturing Information	VIReliability Evaluation

- III. ......Packaging Information
- .....Attachments

#### I. Device Description

A. General

The MAX9660 provides a programmable reference voltage for VCOM adjustment in TFT-LCD panels. A 7-bit, current digital-to-analog converter (DAC) sinks current from an external resistor-divider string to create the VCOM reference voltage, which then serves as the input to a voltage buffer capable of driving out high current.

The MAX9660 includes multiple one-time programmable (MOTP) memory to store the DAC code on the chip, eliminating the need for external EEPROM. The chip supports up to 30 write operations to MOTP memory.

The MAX9660 has an I<sup>2</sup>C interface to set the VCOM reference voltage and write into MOTP memory.

An evaluation kit is available: MAX9660EVKIT



### II. Manufacturing Information

A. Description/Function:7-Bit, Programmable VCOM Reference with 30x OTP MemoryB. Process:S45C. Number of Device Transistors:12090D. Fabrication Location:California, Texas or Japan

Thailand, China

April 23, 2009

- E. Assembly Location:
- F. Date of Initial Production:

#### III. Packaging Information

A. Package Type:	8-pin TDFN 3x3
B. Lead Frame:	Copper
C. Lead Finish:	100% matte Tin
D. Die Attach:	Conductive
E. Bondwire:	Au (1.3 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	#05-9000-3515
H. Flammability Rating:	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C	Level 1
J. Single Layer Theta Ja:	54°C/W
K. Single Layer Theta Jc:	8.3°C/W
L. Multi Layer Theta Ja:	41°C/W
M. Multi Layer Theta Jc:	8.3°C/W

#### IV. Die Information

A. Dimensions:	45 X 70 mils
B. Passivation:	Si <sub>3</sub> N <sub>4</sub> /SiO <sub>2</sub> (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Al/0.5%Cu with Ti/TiN Barrier
D. Backside Metallization:	None
E. Minimum Metal Width:	Metal1 = 0.5 / Metal2 = 0.6 / Metal3 = 0.6 microns (as drawn)
F. Minimum Metal Spacing:	Metal1 = 0.45 / Metal2 = 0.5 / Metal3 = 0.6 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO <sub>2</sub>
I. Die Separation Method:	Wafer Saw



٧.	Quality	Assurance	Information
----	---------	-----------	-------------

A. Quality Assurance Contacts:	Richard Aburano (Manager, Reliability Operations) Bryan Preeshl (Managing Director of QA)
B. Outgoing Inspection Level:	0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
C. Observed Outgoing Defect Rate:	< 50 ppm
D. Sampling Plan:	Mil-Std-105D

#### VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (  $\lambda$ ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \text{ x} 4340 \text{ x} 48 \text{ x} 2} \text{ (Chi square value for MTTF upper limit)} \\ (where 4340 = \text{Temperature Acceleration factor assuming an activation energy of 0.8eV)} \\ \lambda = 22.4 \text{ x} 10^{-9} \\ \lambda = 22.4 \text{ F.I.T. (60\% confidence level @ 25°C)}$ 

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maxim-ic.com/qa/reliability/monitor. Cumulative monitor data for the S45 Process results in a FIT Rate of 0.49 @ 25C and 8.49 @ 55C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

C. E.S.D. and Latch-Up Testing

The DV23 die type has been found to have all pins able to withstand a transient pulse of

ESD-HBM:	+/- 2500V per JEDEC JESD22-A114
ESD-CDM:	+/- 750V per JEDEC JESD22-C101
ESD-MM:	+/- 150V per JEDEC JESD22-A115

Latch-Up testing has shown that this device withstands a current of +/- 250mA and overvoltage per JEDEC JESD78.



# Table 1 Reliability Evaluation Test Results

#### MAX9660ATA+T

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	
Static Life Test (	Note 1)				
	Ta = 135°C	DC Parameters	48	0	
	Biased	& functionality			
	Time = 192 hrs.				
Moisture Testing	(Note 2)				
HAST	Ta = 130°C	DC Parameters	77	0	
	RH = 85%	& functionality			
	Biased				
	Time = 96hrs.				
Mechanical Stres	s (Note 2)				
Temperature	-65°C/150°C	DC Parameters	77	0	
Cycle	1000 Cycles	& functionality			
	Method 1010				

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data