

RELIABILITY REPORT FOR MAX9599AETG+T

PLASTIC ENCAPSULATED DEVICES

February 14, 2012

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Approved by		
Richard Aburano		
Quality Assurance		
Manager, Reliability Engineering		



Conclusion

The MAX9599AETG+T successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

- I.Device Description V.Quality Assurance Information
- II.Manufacturing Information
- VI.Reliability Evaluation
- III.Packaging Information
-Attachments

IV.Die Information

I. Device Description

A. General

The MAX9599A provides multiple programmable reference voltages for gamma correction in TFT LCDs. Each gamma output comprises a 10-bit digital-to-analog converter (DAC) and high current buffer, which reduces the recovery time of the output voltages when critical levels and patterns are displayed. A precision-programmable internal reference sets the full-scale voltage of the DACs. The gamma output voltages and the programmable reference, programmed digitally through the 1MHz (fast mode plus) I²C interface.



II. Manufacturing Information

A. Description/Function:	Low-Power Programmable Gamma Buffers
B. Process:	S18
C. Number of Device Transistors:	75012
D. Fabrication Location:	USA
E. Assembly Location:	China, Taiwan and Thailand
F. Date of Initial Production:	December 21, 2011

III. Packaging Information

A. Package Type:	24-pin TQFN 4x4
B. Lead Frame:	Copper
C. Lead Finish:	100% matte Tin
D. Die Attach:	Conductive
E. Bondwire:	Au (1 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	#05-9000-4712
H. Flammability Rating:	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C	Level 1
J. Single Layer Theta Ja:	48°C/W
K. Single Layer Theta Jc:	3°C/W
L. Multi Layer Theta Ja:	36°C/W
M. Multi Layer Theta Jc:	3°C/W

IV. Die Information

A. Dimensions:	42.125 X 100 mils
B. Passivation:	Si ₃ N ₄ /SiO ₂ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Al/0.5%Cu with Ti/TiN Barrier
D. Backside Metallization:	None
E. Minimum Metal Width:	Metal1 = 0.23 / Metal2-3 = 0.28 / Metal 4 = 2.6 microns (as drawn)
F. Minimum Metal Spacing:	Metal1 = 0.23 / Metal2-3 = 0.28 / Metal 4 = 3.0 microns (as drawn)
G. Bondpad Dimensions:	
H. Isolation Dielectric:	SiO ₂
I. Die Separation Method:	Wafer Saw



V. Quality Assurance Information

A. Quality Assurance Contacts:	Richard Aburano (Manager, Reliability Engineering)
	Don Lipps (Manager, Reliability Engineering)
	Bryan Preeshl (Vice President of QA)
B. Outgoing Inspection Level:	0.1% for all electrical parameters guaranteed by the Datasheet.
	0.1% For all Visual Defects.
C. Observed Outgoing Defect Rate:	< 50 ppm
D. Sampling Plan:	Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{\frac{1.83}_{192 \times 4340 \times 80 \times 2}}_{\text{(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)}} \\ \lambda = 13.7 \times 10^{-9} \\ \lambda = 13.7 \text{ F.I.T. (60\% confidence level @ 25°C)}$

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maxim-ic.com/qa/reliability/monitor. Cumulative monitor data for the S18 Process results in a FIT Rate of 0.06 @ 25C and 1.04 @ 55C (0.8 eV, 60% UCL)

B. E.S.D. and Latch-Up Testing (lot S1JZBQ001E, D/C 1136)

The DV41 die type has been found to have all pins able to withstand a transient pulse of:

ESD-HBM:	+/- 2000V per JEDEC JESD22-A114
ESD-CDM:	+/- 750V per JEDEC JESD22-C101
ESD-MM:	+/- 200V per JEDEC JESD22-A115

Latch-Up testing has shown that this device withstands a current of +/- 100mA and overvoltage per JEDEC JESD78.



Table 1 Reliability Evaluation Test Results

MAX9599AETG+T

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	COMMENTS
Static Life Test (N	ote 1) Ta = 135C Biased Time = 192 hrs.	DC Parameters & functionality	80	0	S1JZBQ001E, D/C 1136

Note 1: Life Test Data may represent plastic DIP qualification lots.