

RELIABILITY REPORT FOR MAX9371ESA+ PLASTIC ENCAPSULATED DEVICES

June 10, 2011

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

| Approved by | | | |
|----------------------|--|--|--|
| Sokhom Chum | | | |
| Quality Assurance | | | |
| Reliability Engineer | | | |



Conclusion

The MAX9371ESA+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

- I.Device Description IV.Die Information
- II.Manufacturing Information
- III.Packaging Information
-Attachments

- V.Quality Assurance Information
- VI.Reliability Evaluation

I. Device Description

A. General

The MAX9370/MAX9371/MAX9372 LVTTL/TTL-to-differential LVPECL/PECL translators are designed for high-speed communication signal and clock driver applications. The MAX9370/MAX9372 are dual LVTTL/TTL-to-LVPECL/PECL translators that operate in excess of 1GHz. The MAX9371 is a single translator. The MAX9370/MAX9371 operate over a wide 3.0V to 5.25V supply range, allowing high-performance clock or data distribution in systems with a nominal 3.3V or 5.0V supply. The MAX9372 is designed to operate from 3.0V to 3.6V. The devices default to output high if the input is disconnected. They feature low 270ps propagation delay. The MAX9370/MAX9371/MAX9372 employ industry-standard flow-through pinouts. These devices are specified for operation from -40°C to +85°C, and are offered in space-saving, 8-pin SOT23, µMAX, and SO packages.



II. Manufacturing Information

Page 3/5

A. Description/Function:

- B. Process:
- C. Number of Device Transistors:
- D. Fabrication Location:
- E. Assembly Location:
- F. Date of Initial Production:

III. Packaging Information

| A. Package Type: | 8-pin SOIC (N) |
|---|--------------------------|
| B. Lead Frame: | Copper |
| C. Lead Finish: | 100% matte Tin |
| D. Die Attach: | Conductive |
| E. Bondwire: | Au (1 mil dia.) |
| F. Mold Material: | Epoxy with silica filler |
| G. Assembly Diagram: | #05-3601-0035 |
| H. Flammability Rating: | Class UL94-V0 |
| Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C | Level 1 |
| J. Single Layer Theta Ja: | 170°C/W |
| K. Single Layer Theta Jc: | 40°C/W |
| L. Multi Layer Theta Ja: | 136°C/W |
| M. Multi Layer Theta Jc: | 38°C/W |
| | |

IV. Die Information

| A. Dimens | sions: | 46 X 30 mils |
|-------------|-------------------|--|
| B. Passiva | ation: | Si ₃ N ₄ (Silicon nitride) |
| C. Interco | nnect: | Au |
| D. Backsid | de Metallization: | None |
| E. Minimu | m Metal Width: | 2 microns (as drawn) |
| F. Minimu | m Metal Spacing: | 2 microns (as drawn) |
| G. Bondpa | ad Dimensions: | 5 mil. Sq. |
| H. Isolatio | n Dielectric: | SiO ₂ |
| I. Die Sep | aration Method: | Wafer Saw |

Oregon

April 27, 2002

Malaysia, Philippines, Thailand



| V. | Quality | Assurance | Information |
|----|---------|-----------|-------------|
|----|---------|-----------|-------------|

| Α. | Quality Assurance Contacts: | Richard Aburano (Manager, Reliability Engineering) | | |
|----|--------------------------------|---|--|--|
| | | Don Lipps (Manager, Reliability Engineering) | | |
| | | Bryan Preeshl (Vice President of QA) | | |
| В. | Outgoing Inspection Level: | 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects. | | |
| C. | Observed Outgoing Defect Rate: | < 50 ppm | | |
| D. | Sampling Plan: | Mil-Std-105D | | |

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 150°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{\text{192 x 4340 x 90 x 2}} \text{ (Chi square value for MTTF upper limit)}$ $\lambda = 12.2 \times 10^{-9}$ $\lambda = 12.2 \times 10^{-9}$ $\lambda = 12.2 \text{ F.I.T. (60\% confidence level @ 25°C)}$

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maxim-ic.com/qa/reliability/monitor. Cumulative monitor data for the GST2 Process results in a FIT Rate of 0.06 @ 25C and 1.10 @ 55C (0.8 eV, 60% UCL)

B. E.S.D. and Latch-Up Testing (lot N7L1BQ002A D/C 0225)

The EC19-1 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2500V per Mil-Std 883 Method 3015.7. Latch-Up testing has shown that this device withstands a current of +/-250mA.



Table 1 Reliability Evaluation Test Results

MAX9371ESA+

| TEST ITEM | TEST CONDITION | FAILURE IDENTIFICATION | SAMPLE SIZE | NUMBER OF FAILURES | COMMENTS |
|------------------------|-----------------|---------------------------|-------------|-----------------------|----------------------|
| Static Life Test (Note | e 1) | | | | |
| | Ta = 135°C | DC Parameters | 45 | 0 | N7L0BQ002B, D/C 0225 |
| | Biased | & functionality | 45 | 0 | N7L0AQ001B, D/C 0206 |
| | Time = 192 hrs. | | | | |

Note 1: Life Test Data may represent plastic DIP qualification lots.