

RELIABILITY REPORT FOR MAX9172ESA+ PLASTIC ENCAPSULATED DEVICES

March 24, 2011

## MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

| Approved by          |  |  |  |  |
|----------------------|--|--|--|--|
| Sokhom Chum          |  |  |  |  |
| Quality Assurance    |  |  |  |  |
| Reliability Engineer |  |  |  |  |



## Conclusion

The MAX9172ESA+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

## **Table of Contents**

- I. ......Device Description IV. .....Die Information
- II. ......Manufacturing Information
- V. .....Quality Assurance Information
- III. ......Packaging Information
- .....Attachments

VI. ......Reliability Evaluation

## I. Device Description

A. General

The MAX9171/MAX9172 single/dual low-voltage differential signaling (LVDS) receivers are designed for high-speed applications requiring minimum power consumption, space, and noise. Both devices support switching rates exceeding 500Mbps while operating from a single 3.3V supply. The MAX9171 is a single LVDS receiver and the MAX9172 is a dual LVDS receiver. Both devices conform to the ANSI TIA/EIA-644 LVDS standard and convert LVDS to LVTTL/LVCMOS-compatible outputs. A fail-safe feature sets the outputs high when the inputs are undriven and open, terminated, or shorted. The MAX9171/MAX9172 are available in 8-pin SO packages and space-saving thin DFN and SOT23 packages. For lower skew devices, refer to the <u>MAX9111/MAX9113</u> data sheet.



II. Manufacturing Information

B. Process:

Single/Dual LVDS Line Receivers with "In-Path" Fail-Safe TS35

Malaysia, Philippines, Thailand

Taiwan

October 25, 2002

- C. Number of Device Transistors:
- D. Fabrication Location:

A. Description/Function:

- E. Assembly Location:
- F. Date of Initial Production:

## III. Packaging Information

| A. Package Type:  | 8-pin SOIC (N)           |
|---|--------------------------|
| B. Lead Frame:  | Copper                   |
| C. Lead Finish:   | 100% matte Tin           |
| D. Die Attach:  | Conductive               |
| E. Bondwire:  | Au (1 mil dia.)          |
| F. Mold Material:   | Epoxy with silica filler |
| G. Assembly Diagram:  | #05-9000-0089            |
| H. Flammability Rating:   | Class UL94-V0            |
| I. Classification of Moisture Sensitivity per<br>JEDEC standard J-STD-020-C | Level 1                  |
| J. Single Layer Theta Ja:   | 170°C/W                  |
| K. Single Layer Theta Jc:   | 40°C/W                   |
| L. Multi Layer Theta Ja:  | 136°C/W                  |
| M. Multi Layer Theta Jc:  | 38°C/W                   |
|   |                          |

#### **IV. Die Information**

| A. Dimensions:             | 30 X 45 mils                                       |
|----------------------------|--|
| B. Passivation:            | $Si_3N_4/SiO_2$ (Silicon nitride/ Silicon dioxide) |
| C. Interconnect:           | Al/0.5%Cu with Ti/TiN Barrier                      |
| D. Backside Metallization: | None   |
| E. Minimum Metal Width:    | 0.35µm   |
| F. Minimum Metal Spacing:  | 0.35µm   |
| G. Bondpad Dimensions:     | 5 mil. Sq.   |
| H. Isolation Dielectric:   | SiO <sub>2</sub>                                   |
| I. Die Separation Method:  | Wafer Saw  |



## V. Quality Assurance Information

| A. Quality Assurance Contacts:    | Richard Aburano (Manager, Reliability Engineering)              |
|-----------------------------------|---|
|                                   | Don Lipps (Manager, Reliability Engineering)                    |
|                                   | Bryan Preeshl (Vice President of QA)                            |
| B. Outgoing Inspection Level:     | 0.1% for all electrical parameters guaranteed by the Datasheet. |
|                                   | 0.1% For all Visual Defects.                                    |
| C. Observed Outgoing Defect Rate: | < 50 ppm  |
| D. Sampling Plan:                 | Mil-Std-105D  |

## VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \times 4340 \times 79 \times 2}$  (Chi square value for MTTF upper limit)  $\lambda = 13.9 \times 10^{-9}$   $\lambda = 13.9 \times 10^{-9}$   $\lambda = 13.9 \text{ F.I.T.}$  (60% confidence level @ 25°C)

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maxim-ic.com/qa/reliability/monitor. Cumulative monitor data for the TS35 Process results in a FIT Rate of 0.11 @ 25C and 1.93 @ 55C (0.8 eV, 60% UCL)

## B. E.S.D. and Latch-Up Testing (lot QMH0AQ001B D/C 0225)

The HS23 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2500V per Mil-Std 883 Method 3015.7. Latch-Up testing has shown that this device withstands a current of +/-250mA.



# Table 1 Reliability Evaluation Test Results

## MAX9172ESA+

| TEST ITEM  | TEST CONDITION            | FAILURE<br>IDENTIFICATION | SAMPLE SIZE | NUMBER OF<br>FAILURES | COMMENTS |
|--|---------------------------|---------------------------|-------------|-----------------------|----------|
| Static Life Test (Note 1)         Ta = 135°C         DC Parameters         79         0         QMH0AQ001B, D/C 0225 |                           |                           |             |                       |          |
|  | Biased<br>Time = 192 hrs. | & functionality           | 13          | 0                     |          |

Note 1: Life Test Data may represent plastic DIP qualification lots.