MAX8507ETE Rev. A

RELIABILITY REPORT

FOR

## MAX8507ETE

PLASTIC ENCAPSULATED DEVICES

February 6, 2004

# MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

en

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

#### Conclusion

The MAX8507 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

I. .....Device Description II. .....Manufacturing Information III. .....Packaging Information V. .....Quality Assurance Information VI. .....Reliability Evaluation IV. .....Die Information .....Attachments

#### I. Device Description

A. General

The MAX8507 integrates a PWM step-down DC-DC regulator and a 75mΩ (typ) bypass FET to power the PA in WCDMA and cdmaOne<sup>™</sup> cell phones. The supply voltage range is from 2.6V to 5.5V, and the guaranteed output current is 600mA. One megahertz PWM switching allows for small external components.

The MAX8507 is dynamically controlled to provide varying output voltages from 0.4V to 3.4V. The Digital logic enables a high-power (HP) bypass mode that connects the output directly to the battery for all versions. The MAX8507 is designed so the output settles in less than 30µs for a full-scale change in output voltage and load current.

The MAX8507 are offered in 16-pin 4mm x 4mm thin QFN packages (0.8mm max height).

| B. Absolute Maximum Ratings                        |                         |
|--|-------------------------|
| ltem   | <u>Rating</u>           |
|  | -0.3V to +6V            |
| BATTP, BATT, OUT, SHDN, SKIP, HP, REFIN, FB to GND |                         |
| PGND to GND  | -0.3V to +0.3V          |
| BATT to BATTP                                      | -0.3V to +0.3V          |
| OUT, COMP, REF to GND                              | -0.3V to (VBATT + 0.3V) |
| LX Current (Note 1)                                | 1.6A                    |
| OUT Current (Note 1)                               | 3.2A                    |
| Output Short-Circuit Duration                      | Continuous              |
| Operating Temperature Range                        | -40°C to +85°C          |
| Junction Temperature                               | +150°C                  |
| Storage Temperature Range                          | -65°C to +150°C         |
| Lead Temperature (soldering, 10s)                  | +300°C                  |
| Continuous Power Dissipation (TA = +70°C)          |                         |
| 16-Pin Thin QFN                                    | 1349mW                  |
| Derates above +70°C                                |                         |
| 16-Pin Thin QFN                                    | 16.9mW/°C               |
|  |                         |

## II. Manufacturing Information

A. Description/Function: PWM Step-Down DC-DC Converters with 75 OhmBypass FET for WCDMA and cdmaOne Handsets

| B. Process:                      | B8 (Standard 0.8 micron silicon gate CMOS) |
|----------------------------------|--|
| C. Number of Device Transistors: | 2020                                       |
| D. Fabrication Location:         | California, USA                            |
| E. Assembly Location:            | Thailand                                   |
| F. Date of Initial Production:   | July, 2003                                 |

## **III.** Packaging Information

| A. Package Type:  | 16-Pin Thin QFN (4x4)    |
|---|--------------------------|
| B. Lead Frame:  | Copper                   |
| C. Lead Finish:   | Solder Plate             |
| D. Die Attach:  | Silver-Filled Epoxy      |
| E. Bondwire:  | Gold (1.3 mil dia.)      |
| F. Mold Material:   | Epoxy with silica filler |
| G. Assembly Diagram:  | # 05-9000-0594           |
| H. Flammability Rating:   | Class UL94-V0            |
| I. Classification of Moisture Sensitivity<br>per JEDEC standard JESD22-112: | Level 1                  |

### **IV. Die Information**

| A. Dimensions:             | 88 x 88 mils                                       |
|----------------------------|--|
| B. Passivation:            | $Si_3N_4/SiO_2$ (Silicon nitride/ Silicon dioxide) |
| C. Interconnect:           | Aluminum/Si (Si = 1%)                              |
| D. Backside Metallization: | None   |
| E. Minimum Metal Width:    | 0.8 microns (as drawn)                             |
| F. Minimum Metal Spacing:  | 0.8 microns (as drawn)                             |
| G. Bondpad Dimensions:     | 5 mil. Sq.   |
| H. Isolation Dielectric:   | SiO <sub>2</sub>                                   |
| I. Die Separation Method:  | Wafer Saw  |

#### V. Quality Assurance Information

| Α. | Quality Assurance Contacts: | Jim Pedicord (Manager, Reliability Operations) |
|----|-----------------------------|--|
|    |                             | Bryan Preeshl (Executive Director)             |
|    |                             | Kenneth Huening (Vice President)               |

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

#### VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \text{ x } 4389 \text{ x } 48 \text{ x } 2}$ (Chi square value for MTTF upper limit) Temperature Acceleration factor assuming an activation energy of 0.8eV

 $\lambda = 22.62 \times 10^{-9}$ 

 $\lambda$  = 22.62 F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-6164) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1M**).

#### B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

#### C. E.S.D. and Latch-Up Testing

The PM98-1 die type has been found to have all pins able to withstand a transient pulse of  $\pm 1000$ V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm 250$ mA.

#### Table 1 Reliability Evaluation Test Results

#### MAX8507ETE

| TEST ITEM            | TEST CONDITION  | FAILURE<br>IDENTIFICATION        | PACKAGE | SAMPLE<br>SIZE | NUMBER OF<br>FAILURES |
|----------------------|---|----------------------------------|---------|----------------|-----------------------|
| Static Life Test     | t (Note 1)  |                                  |         |                |                       |
|                      | Ta = 135°C<br>Biased<br>Time = 192 hrs.                 | DC Parameters<br>& functionality |         | 48             | 0                     |
| Moisture Testir      | ng (Note 2)   |                                  |         |                |                       |
| Pressure Pot         | Ta = 121°C<br>P = 15 psi.<br>RH= 100%<br>Time = 168hrs. | DC Parameters<br>& functionality | QFN     | 77             | 0                     |
| 85/85                | Ta = 85°C<br>RH = 85%<br>Biased<br>Time = 1000hrs.      | DC Parameters<br>& functionality |         | 77             | 0                     |
| Mechanical Str       | ess (Note 2)  |                                  |         |                |                       |
| Temperature<br>Cycle | -65°C/150°C<br>1000 Cycles<br>Method 1010               | DC Parameters                    |         | 77             | 0                     |

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

## Attachment #1


|    | Terminal A<br>(Each pin individually<br>connected to terminal A<br>with the other floating) | Terminal B<br>(The common combination<br>of all like-named pins<br>connected to terminal B) |
|----|---|---|
| 1. | All pins except V <sub>PS1</sub> <u>3/</u>  | All $V_{PS1}$ pins  |
| 2. | All input and output pins   | All other input-output pins   |


# TABLE II. Pin combination to be tested. 1/2/


- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$  No connects are not to be tested.
- $\overline{3/}$  Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND, + $V_{S}$ , - $V_{S}$ ,  $V_{REF}$ , etc).

- 3.4 <u>Pin combinations to be tested.</u>
  - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
  - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V<sub>SS1</sub>, or V<sub>SS2</sub> or V<sub>SS3</sub> or V<sub>CC1</sub>, or V<sub>CC2</sub>) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
  - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.







| DOCUMENT I.D. 06-6164 | REVISION B | MAXIM TITLE: BI Circuit: MAX8506/8507/8508 (PM98) | PAGE 2 |
|-----------------------|------------|---|--------|