RELIABILITY REPORT

FOR

MAX5478Exx

PLASTIC ENCAPSULATED DEVICES

May 15, 2006

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Manager, Reliability Operations

Conclusion

The MAX5478 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description
II.Manufacturing Information
III.Packaging Information
.....Attachments

V.Quality Assurance Information VI.Reliability Evaluation

IV.Die Information

I. Device Description

A. General

The MAX5478 nonvolatile, dual, linear-taper, digital potentiometers perform the function of a mechanical potentiometer, but replace the mechanics with a simple 2-wire digital interface. Each device performs the same function as a discrete potentiometer or variable resistor and has 256 tap points.

The devices feature an internal, nonvolatile EEPROM used to store the wiper position for initialization during power-up. A write-protect feature prevents accidental overwrites of the EEPROM. The fast-mode I²C*-compatible serial interface allows communication at data rates up to 400kbps, minimizing board space and reducing interconnection complexity in many applications. Three address inputs allow a total of eight unique address combinations.

The MAX5478 provides a nominal resistance values of $50k\Omega$. The nominal resistor temperature coefficient is $35ppm/^{\circ}C$ end-to-end and $5ppm/^{\circ}C$ ratiometric. The low temperature coefficient makes the devices ideal for applications requiring a low-temperature-coefficient variable resistor, such as low-drift, programmable gain-amplifier circuit configurations.

The MAX5478 is available in 16-pin 3mm x 3mm x 0.8mm thin QFN and 14-pin 4.4mm x 5mm TSSOP packages. These devices operate over the extended -40° C to $+85^{\circ}$ C temperature range.

B. Absolute Maximum Ratings Item

SDA, SCL, VDD to GND
All Other Pins to GND
Maximum Continuous Current into H_, L_, and W_
Continuous Power Dissipation (TA = +70°C)
16-Pin Thin QFN (derate 17.5mW/°C above +70°C)
14-Pin TSSOP (derate 9.1mW/°C above +70°C)
Operating Temperature Range
Maximum Junction Temperature
Storage Temperature Range
Lead Temperature (soldering, 10s)

Rating

+300°C

-0.3V to +6.0V -0.3V to (VDD + 0.3V) ±1.3mA 1398mW 727mW -40°C to +85°C +150°C -65°C to +150°C

II. Manufacturing Information

A. Description/Function: Dual, 256-Tap, Nonvolatile, I2C-Interface, Digital Potentiometers

B. Process: D35/E35

C. Number of Device Transistors: 12,651

D. Fabrication Location: Texas, USA

E. Assembly Location: Thailand, Malaysia, or Philippines

F. Date of Initial Production: July, 2004

III. Packaging Information

A. Package Type: 16-Pin TDFN (3x3) 14-Pin TSSOP

B. Lead Frame: Copper Copper

C. Lead Finish: Solder Plate Solder Plate or 100% Matte Tin

D. Die Attach: N/A Silver-Filled Epoxy

E. Bondwire: N/A Gold (1.0 mil dia.)

F. Mold Material: Epoxy with silica filler Epoxy with silica filler

G. Assembly Diagram: # 05-9000-1170 # 05-9000-1178

H. Flammability Rating: Class UL94-V0 Class UL94-V0

I. Classification of Moisture Sensitivity

per JEDEC standard J-STD-020-C: Level 1 Level 1

IV. Die Information

A. Dimensions: 94 x 91 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

E. Minimum Metal Width: Metal1 = 0.45 microns, Metal2 = 0.5 microns, Metal3 = 0.6 (as drawn)

F. Minimum Metal Spacing: Metal1 = 0.45 microns, Metal2 = 0.5 microns, Metal3 = 0.6 (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO₂

I. Die Separation Method: Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Manager, Reliability Operations)
Bryan Preeshl (Managing Director)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \text{ x } 4340 \text{ x } 48 \text{ x } 2} \text{ (Chi square value for MTTF upper limit)}$$

$$\text{Temperature Acceleration factor assuming an activation energy of } 0.8eV$$

$$\lambda = 22.91 \times 10^{-9}$$

 λ = 22.91 F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-6360) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (RR-1N). Current monitor data for the D35/E35 Process results in a FIT Rate of 0.34 @ 25C and 5.69 @ 55C (0.8 eV, 60% UCL)

B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

C. E.S.D. and Latch-Up Testing

The DP20-1 die type has been found to have all pins able to withstand a transient pulse of ± 1000 V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of ± 250 mA.

.

Table 1 Reliability Evaluation Test Results

MAX5478Exx

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Tes	t (Note 1)				_
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		48	0
Moisture Testi	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	TQFN TSSOP	77 77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic Package/Process data

Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} 3/	All V _{PS1} pins
2.	All input and output pins	All other input-output pins

- 1/ Table II is restated in narrative form in 3.4 below.
- No connects are not to be tested.
 Repeat pin combination I for each named Power supply and for ground


(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_S$, $-V_S$, V_{RFF} , etc).

3.4 Pin combinations to be tested.

- Each pin individually connected to terminal A with respect to the device ground pin(s) connected a. to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- Each pin individually connected to terminal A with respect to each different set of a combination b. of all named power supply pins (e.g., V_{SS1}, or V_{SS2} or V_{SS3} or V_{CC1}, or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- Each input and each output individually connected to terminal A with respect to a combination of C. all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.




Mil Std 883D Method 3015.7 Notice 8



PKG. CDDE: U14-1		SIGNATURES	DATE	CONFIDENTIAL & PROPRIET	
CAV./PAD SIZE:	PKG.			BOND DIAGRAM #:	REV:
118×122	DESIGN			05-9000-1178	Α

3x3x0.8mm QFN THIN PKG. FLIP CHIP WITH EXPOSED PAD



PKG, CODE: T1633F-3		SIGNATURES	DATE	CONFIDENTIAL & PROPRIE	
CAV./PAD SIZE:	PKG.			BOND DIAGRAM #:	REV:
FLIP CHIP	DESIGN			05-9000-1170	Α

