

RELIABILITY REPORT FOR MAX536ACWE+ PLASTIC ENCAPSULATED DEVICES

January 7, 2010

## MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Approved by				
Ken Wendel				
Quality Assurance				
Director, Reliability Engineering				



#### Conclusion

The MAX536ACWE+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

#### **Table of Contents**

- I. ......Device Description V. .....Quality Assurance Information
- II. ......Manufacturing Information
- III. ......Packaging Information
- .....Attachments

VI. ......Reliability Evaluation

- I. Device Description
  - A. General

The MAX536/MAX537 combine four 12-bit, voltage-output digital-to-analog converters (DACs) and four precision output amplifiers in a space-saving 16-pin package. Offset, gain, and linearity are factory calibrated to provide the MAX536's ±1 LSB total unadjusted error. The MAX537 operates with ±5V supplies, while the MAX536 uses -5V and +12V to +15V supplies. Each DAC has a double-buffered input, organized as an input register followed by a DAC register. A 16-bit serial word is used to load data into each input/DAC register. The serial interface is compatible with either SPI(tm)/QSPI(tm) or MICROWIRE(tm), and allows the input and DAC registers to be updated independently or simultaneously with a single software command. The DAC registers can be simultaneously updated with a hardware LDAC-bar pin. All logic inputs are TTL/CMOS compatible.



#### II. Manufacturing Information

- A. Description/Function:
- B. Process:
- C. Number of Device Transistors:
- D. Fabrication Location:
- E. Assembly Location:
- F. Date of Initial Production:

### III. Packaging Information

A. Package Type:	16-pin SOIC (W)
B. Lead Frame:	Copper
C. Lead Finish:	100% matte Tin
D. Die Attach:	Conductive
E. Bondwire:	Au (1.3 mil dia.)
F. Mold Material:	Epoxy with silica filler
G. Assembly Diagram:	#05-0401-0386
H. Flammability Rating:	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C	Level 1
J. Single Layer Theta Ja:	105°C/W
K. Single Layer Theta Jc:	22°C/W

SG5

Oregon

Philippines

Pre 1997

#### IV. Die Information

A. Dimensions:	139 X 309 mils
B. Passivation:	$Si_3N_4/SiO_2$ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Al/0.5%Cu with Ti/TiN Barrier
D. Backside Metallization:	None
E. Minimum Metal Width:	5.0 microns (as drawn)
F. Minimum Metal Spacing:	5.0 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO <sub>2</sub>
I. Die Separation Method:	Wafer Saw

Calibrated, Quad, 12-Bit Voltage-Output DACs with Serial Interface



A. Quality Assurance Contacts:	Ken Wendel (Director, Reliability Engineering) Bryan Preeshl (Managing Director of QA)
B. Outgoing Inspection Level:	0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
C. Observed Outgoing Defect Rate:	< 50 ppm
D. Sampling Plan:	Mil-Std-105D

#### VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (  $\lambda$ ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{\frac{4.05}_{192 \times 4340 \times 240 \times 2}}_{(\text{where } 4340 = \text{Temperature Acceleration factor assuming an activation energy of 0.8eV})}_{\lambda = 9.88 \times 10^{-9}}$  $\lambda = 9.88 \text{ F.I.T. (60\% confidence level @ 25°C)}$ 

The following failure rate represents data collected from Maxim"s reliability monitor program. Maxim performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maxim-ic.com/qa/reliability/monitor. Cumulative monitor data for the SG5 Process results in a FIT Rate of 0.12 @ 25C and 2.04 @ 55C (0.8 eV, 60% UCL)

#### B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

C. E.S.D. and Latch-Up Testing

The DA50 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2000 V per Mil-Std 883 Method 3015.7. Latch-Up testing has shown that this device withstands a current of +/-150 mA.



# Table 1 Reliability Evaluation Test Results

#### MAX536ACWE+

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	
Static Life Test (	(Note 1)				
	Ta = 135°C	DC Parameters	240	1	
	Biased	& functionality			
	Time = 192 hrs.				
Moisture Testing	(Note 2)				
HAST	Ta = 130°C	DC Parameters	77	0	
	RH = 85%	& functionality			
	Biased				
	Time = 96hrs.				
Mechanical Stres	<b>s</b> (Note 2)				
Temperature	-65°C/150°C	DC Parameters	77	0	
Cycle	1000 Cycles	& functionality			
	Method 1010				

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data