

RELIABILITY REPORT

FOR

MAX4749EUD+

PLASTIC ENCAPSULATED DEVICES

March 1, 2011

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

| Approved by | | |
|----------------------|--|--|
| Sokhom Chum | | |
| Quality Assurance | | |
| Reliability Engineer | | |



Conclusion

The MAX4749EUD+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

| IDevice Description | VQuality Assurance Information | | |
|-----------------------------|--------------------------------|--|--|
| IIManufacturing Information | VIReliability Evaluation | | |
| IIIPackaging Information | IVDie Information | | |
| Attachments | | | |

I. Device Description

A. General

The MAX4747-MAX4750 low-voltage, quad single-pole single-throw (SPST)/dual single-pole/double-throw (SPDT) analog switches operate from a single +2V to +11V supply and handle rail-to-rail analog signals. These switches exhibit low leakage current (0.1nA) and consume less than 0.5nW (typ) of quiescent power, making them ideal for battery-powered applications. When powered from a +3V supply, these switches feature 50 (max) on-resistance (RON), with 3.5 (max) matching between channels and 9 (max) flatness over the specified signal range. The MAX4747 has four normally open (NO) switches, the MAX4748 has four normally closed (NC) switches, and the MAX4749 has two NO and two NC switches. The MAX4750 has two SPDT switches. These switches are available in 14-pin TSSOP, 16-pin thin QFN (4mm x 4mm), and 16-bump chip-scale packages (UCSP(tm)). This tiny chip-scale package occupies a 2mm x 2mm area and significantly reduces the required PC board area.



II. Manufacturing Information

A. Description/Function: 50 Low-Voltage, Quad SPST/Dual SPDT Analog Switches in UCSP

B. Process: S3

C. Number of Device Transistors:

D. Fabrication Location: Oregon

E. Assembly Location: Malaysia, Philippines, Thailand

F. Date of Initial Production: October 25, 2002

III. Packaging Information

A. Package Type: 14-pin TSSOP

B. Lead Frame: Copper

C. Lead Finish: 100% matte Tin
D. Die Attach: Conductive
E. Bondwire: Au (1 mil dia.)

F. Mold Material: Epoxy with silica filler
 G. Assembly Diagram: #05-9000-0218
 H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per Level 1

JEDEC standard J-STD-020-C

J. Single Layer Theta Ja: 110°C/W
K. Single Layer Theta Jc: 30°C/W
L. Multi Layer Theta Ja: 100.4°C/W
M. Multi Layer Theta Jc: 30°C/W

IV. Die Information

A. Dimensions: 80 X 80 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Al/0.5%Cu with Ti/TiN Barrier

D. Backside Metallization: None

E. Minimum Metal Width: 3.0 microns (as drawn)F. Minimum Metal Spacing: 3.0 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.
 H. Isolation Dielectric: SiO₂
 I. Die Separation Method: Wafer Saw



V. Quality Assurance Information

A. Quality Assurance Contacts: Richard Aburano (Manager, Reliability Engineering)

Don Lipps (Manager, Reliability Engineering)

Bryan Preeshl (Vice President of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppmD. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (3) is calculated as follows:

$$_{\lambda}$$
 = $\frac{1}{\text{MTTF}}$ = $\frac{1.83}{192 \times 4340 \times 43 \times 2}$ (Chi square value for MTTF upper limit)

 $_{\lambda}$ = 25.5 x 10⁻⁹
 $_{\lambda}$ = 25.5 F.I.T. (60% confidence level @ 25°C)

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maxim-ic.com/qa/reliability/monitor. Cumulative monitor data for the S3 Process results in a FIT Rate of 0.04 @ 25C and 0.69 @ 55C (0.8 eV, 60% UCL)

B. E.S.D. and Latch-Up Testing (lot NBK2AQ001B D/C 0233)

The AS06-2 die type has been found to have all pins able to withstand a HBM transient pulse of +/-1500V per Mil-Std 883 Method 3015.7. Latch-Up testing has shown that this device withstands a current of +/-250mA.



Table 1Reliability Evaluation Test Results

MAX4749EUD+

| TEST ITEM | TEST CONDITION | FAILURE IDENTIFICATION | SAMPLE SIZE | NUMBER OF FAILURES | COMMENTS |
|----------------------|--|----------------------------------|-------------|-----------------------|----------------------|
| Static Life Test (No | ote 1) Ta = 135°C Biased Time = 192 hrs. | DC Parameters & functionality | 43 | 0 | NBK0AQ001B, D/C 0233 |

Note 1: Life Test Data may represent plastic DIP qualification lots.