

RELIABILITY REPORT

FOR

MAX4513CSE+ (MAX4511/MAX4512/MAX4513)

PLASTIC ENCAPSULATED DEVICES

April 9, 2009

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Approved by
Ken Wendel
Quality Assurance
Director, Reliability Engineering



## Conclusion

The MAX4513CSE+ successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim"s continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim"s quality and reliability standards.

#### **Table of Contents**

IDevice Description	VQuality Assurance Information
IIManufacturing Information	VIReliability Evaluation
IIIPackaging Information	IVDie Information
Attachments	

## I. Device Description

#### A. General

The MAX4511/MAX4512/MAX4513 are quad, single-pole/single-throw (SPST), fault-protected analog switches. They are pin-compatible with the industry-standard nonprotected DG201/DG202/DG213. These new switches feature fault-protected inputs and rail-to-rail signal handling capability. The normally open (NO\_) and normally closed (NC\_) terminals are protected from overvoltage faults up to 36V during power-up or power-down. During a fault condition, the NO\_ or NC\_ terminal becomes an open circuit and only nanoamperes of leakage current flow from the source, but the switch output (COM\_) furnishes up to 10mA of the appropriate polarity supply voltage to the load. This ensures unambiguous rail-to-rail outputs when a fault begins and ends. On-resistance is 175 max and is matched between switches to 10 max. The off-leakage current is only 0.5nA at +25°C and 10nA at +85°C. The MAX4511 has four normally closed switches. The MAX4512 has four normally open switches. The MAX4513 has two normally closed and two normally open switches. These CMOS switches can operate with dual power supplies ranging from ±4.5V to ±18V or a single supply between +9V and +36V. All digital inputs have +0.8V and +2.4V logic thresholds, ensuring both TTL- and CMOS-logic compatibility when using ±15V or a single +12V supply.



## II. Manufacturing Information

A. Description/Function: Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

B. Process: S5HV

C. Number of Device Transistors:

D. Fabrication Location: Oregon

E. Assembly Location: ATP Philippines, UTL Thailand, Carsem Malaysia

F. Date of Initial Production: June 11, 1998

## III. Packaging Information

A. Package Type: 16-pin SOIC (N)

B. Lead Frame: Copper

C. Lead Finish: 100% matte Tin
D. Die Attach: Conductive Epoxy
E. Bondwire: Gold (1 mil dia.)
F. Mold Material: Epoxy with silica filler
G. Assembly Diagram: #05-0301-0804
H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per Level 1

JEDEC standard J-STD-020-C

J. Single Layer Theta Ja: 115°C/WK. Single Layer Theta Jc: 32°C/W

## IV. Die Information

A. Dimensions: 86 X 138 mils

B. Passivation: Si<sub>3</sub>N<sub>4</sub>/SiO<sub>2</sub> (Silicon nitride/ Silicon dioxide

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

E. Minimum Metal Width: 5.0 microns (as drawn)F. Minimum Metal Spacing: 5.0 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.
 H. Isolation Dielectric: SiO<sub>2</sub>
 I. Die Separation Method: Wafer Saw



## V. Quality Assurance Information

A. Quality Assurance Contacts: Ken Wendel (Director, Reliability Engineering)

Bryan Preeshl (Managing Director of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm</li>D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

## A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in Table 1. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 180 \times 2}$$
 (Chi square value for MTTF upper limit) (where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV) 
$$\lambda = 12.1 \times 10^{-9}$$

 $\lambda$  = 12.1 F.I.T. (60% confidence level @ 25°C)

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly 1000 hour life test monitors on its processes. This data is published in the Product Reliability Report found at http://www.maxim-ic.com/. Current monitor data for the S5HV Process results in a FIT Rate of 1.38 @ 25C and 16.71 @ 55C (0.8 eV, 60% UCL)

## B. Moisture Resistance Tests

The industry standard 85°C/85%RH or HAST testing is monitored per device process once a quarter.

## C. E.S.D. and Latch-Up Testing

The AG76-2 die type has been found to have all pins able to withstand a HBM transient pulse of +/-2000 V per Mil-Std 883 Method 3015.7. Latch-Up testing has shown that this device withstands a current of +/-250 mA.



# Table 1

# Reliability Evaluation Test Results

# MAX4513CSE+

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	
Static Life Test (	(Note 1)				
	Ta = 135°C Biased	DC Parameters & functionality	180	0	
	Time = 192 hrs.				
Moisture Testing	(Note 2)				
85/85	Ta = 85°C	DC Parameters	77	0	
	RH = 85%	& functionality			
	Biased				
	Time = 1000hrs.				
Mechanical Stres	ss (Note 2)				
Temperature	-65°C/150°C	DC Parameters	77	0	
Cycle	1000 Cycles	& functionality			
	Method 1010	•			

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data