



RELIABILITY REPORT  
FOR  
MAX40100ANT+T  
WAFER LEVEL DEVICES

April 3, 2017

**MAXIM INTEGRATED**

160 RIO ROBLES  
SAN JOSE, CA 95134

 <p>Eric Wright Reliability Engineer</p>	 <p>Brian Standley Manager, Reliability</p>
---	---

## Conclusion

The MAX40100ANT+T successfully meets the quality and reliability standards required of all Maxim Integrated products. In addition, Maxim Integrated's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim Integrated's quality and reliability standards.

## Table of Contents

<b>I. ....Device Description</b>	<b>IV. ....Die Information</b>
<b>II. ....Manufacturing Information</b>	<b>V. ....Quality Assurance Information</b>
<b>III. ....Packaging Information</b>	<b>VI. ....Reliability Evaluation</b>
<b>.....Attachments</b>	

### I. Device Description

#### A. General

The MAX40100 is a low-power, zero-drift operational amplifier available in a space-saving, 6-bump, wafer-level package (WLP). Designed for use in portable consumer, medical, and industrial applications, the MAX40100 features rail-to-rail CMOS inputs and outputs, a 1.5MHz GBW at just 66A supply current, and 10V (max) zero-drift input voltage offset over time and temperature. The zero-drift feature of the MAX40100 reduces the high 1/f noise typically found in CMOS input operational amplifiers, making it useful for a wide variety of low-frequency measurement applications. The MAX40100 is available in a space-saving, 1.1 x 0.76mm, 6-bump WLP, with 0.35mm bump pitch. The MAX40100 is specified over the -40°C to +125°C extended automotive operating temperature range.

## II. Manufacturing Information

A. Description/Function:	Precision, Low-Power, and Low-Noise Op Amp with RRIO
B. Process:	S18
C. Number of Device Transistors:	823
D. Fabrication Location:	USA
E. Assembly Location:	Taiwan
F. Date of Initial Production:	May 26, 2016

## III. Packaging Information

A. Package Type:	6-bump thin WLP
B. Lead Frame:	N/A
C. Lead Finish:	N/A
D. Die Attach:	None
E. Bondwire:	N/A (N/A mil dia.)
F. Mold Material:	None
G. Assembly Diagram:	#05-100257
H. Flammability Rating:	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C	Level 1
J. Single Layer Theta Ja:	N/A°C/W
K. Single Layer Theta Jc:	N/A°C/W
L. Multi Layer Theta Ja:	98.06°C/W
M. Multi Layer Theta Jc:	N/A°C/W

## IV. Die Information

A. Dimensions:	29.9213X43.7008 mils
B. Passivation:	Si <sub>3</sub> N <sub>4</sub> /SiO <sub>2</sub> (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Al/0.5%Cu with Ti/TiN Barrier
D. Backside Metallization:	None
E. Minimum Metal Width:	0.23 microns (as drawn)
F. Minimum Metal Spacing:	0.23 microns (as drawn)
G. Isolation Dielectric:	SiO <sub>2</sub>
H. Die Separation Method:	Wafer Saw

## V. Quality Assurance Information

- A. Quality Assurance Contacts: Eric Wright (Reliability Engineering)  
Brian Standley (Manager, Reliability)  
Bryan Preeshl (Vice President of QA)
- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.  
0.1% for all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

## VI. Reliability Evaluation

### A. Accelerated Life Test

The results of the 135C biased (static) life test are shown in Table 1. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4340 \times 80 \times 2} \quad (\text{Chi square value for MTTF upper limit})$$

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

$$\lambda = 13.7 \times 10^{-9}$$

$$\lambda = 13.7 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

The following failure rate represents data collected from Maxim Integrated's reliability monitor program. Maxim Integrated performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at <http://www.maximintegrated.com/qa/reliability/monitor>. Cumulative monitor data for the S18 Process results in a FIT Rate of 0.40 @ 25C and 6.96 @ 55C (0.8 eV, 60% UCL)

### B. E.S.D. and Latch-Up Testing

The OZ33-1 die type has been found to have all pins able to withstand an HBM transient pulse of +/-2500V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250mA and overvoltage per JEDEC JESD78.

**Table 1**  
Reliability Evaluation Test Results

**MAX40100ANT+T**

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	COMMENTS
<b>Static Life Test</b> (Note 1)	Ta = 135C Biased Time = 192 hrs.	DC Parameters & functionality	80	0	

Note 1: Life Test Data may represent plastic DIP qualification lots.