RELIABILITY REPORT

FOR

MAX3970U/D

DIE

February 14, 2002

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX3970 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description

V.Quality Assurance Information

VI.Reliability Evaluation

VI.Reliability Evaluation

VI.Attachments

I. Device Description

A. General

The MAX3970 is a compact, low-power transimpedance amplifier (TIA) optimized for use in 10Gbps optical receivers. The TIA provides transimpedance at 590V/A with 50Ω differential CML outputs. The MAX3970 has a typical input-referred noise of $1.1\mu\text{A}$, and when coupled with a high-speed photodiode, achieves -18dBm sensitivity and +2mA input overload. A received-signal strength indicator (RSSI) simplifies optical assembly. The circuit operates from a single +3.3V supply over a junction temperature range from 0°C to +110°C.

B. Absolute Maximum Ratings

<u>Item</u>	<u>Rating</u>
Terminal Voltage	
Voltage VCC1 and VCC2	-0.3V to +5V
Voltage at Filter	-0.3V to (VCC1 + 0.3V)
Voltage at OUT+, OUT-, RSSI	0V to (VCC+0.5V)
Input Current IN, TEST	-5mA to +5mA
Operating Temp. Range	-40°C to +125°C
Storage Temp. Range	-60°C to +150°C
Die Attach Process Temp	+400°C

II. Manufacturing Information

A. Description/Function: 10 Gbps, 3.3V Low-Power Transimpedance Amplifier with RSSI

B. Process: F60 Process

C. Number of Device Transistors: 125

D. Fabrication Location: Oregon, USA

E. Assembly Location: n/a

F. Date of Initial Production: March, 2001

III. Packaging Information

A. Package: n/a

B. Lead Frame: n/a

C. Lead Finish: n/a

D. Die Attach: n/a

E. Bondwire: n/a

F. Mold Material: n/a

G. Assembly Diagram: n/a

H. Flammability Rating: n/a

IV. Die Information

A. Dimensions: 34 x 53 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Poly / Au

D. Backside Metallization: None

E. Minimum Metal Width: Metal1: 1.2; Metal2: 1.2; Metal3: 1.2; Metal4: 5.6 microns (as drawn)

F. Minimum Metal Spacing: Metal1: 1.6; Metal2: 1.6; Metal3: 1.6; Metal4: 4.2 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO₂

I. Die Separation Method: Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Reliability Lab Manager)

Bryan Preeshl (Executive Director of QA)
Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 150°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \text{ x } 9823 \text{ x } 45 \text{ x } 2} \text{(Chi square value for MTTF upper limit)}$$

$$\text{Temperature Acceleration factor assuming an activation energy of } 0.8eV$$

$$\lambda = 10.78 \text{ x } 10^{-8}$$

$$\lambda = 10.78 \text{ F.I.T. (60% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-1M).

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The HF98 die type has been found to have all pins able to withstand a transient pulse of \pm 100V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of \pm 100mA and/or \pm 20V.

Table 1Reliability Evaluation Test Results

MAX3970U/D

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Tes	t (Note 1)			
	Ta = 150°C Biased Time = 192 hrs.	DC Parameters & functionality	45	0
Moisture Testi	ng (Note 2)			
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	77	0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality	77	0
Mechanical Str	ress (Note 2)			
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters	77	0

Note 1: Life Test Data on packaged die.

Note 2: Generic process data.

Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} 3/	All V _{PS1} pins
2.	All input and output pins	All other input-output pins

- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).

3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., \(\lambda_{\mathbb{S}1} \), or \(\lambda_{\mathbb{S}2} \) or \(\lambda_{\mathbb{S}3} \) or \(\lambda_{\mathbb{C}C1} \), or \(\lambda_{\mathbb{C}C2} \)) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



Mil Std 883D Method 3015.7 Notice 8