MAX3486xxA Rev. A

**RELIABILITY REPORT** 

FOR

# MAX3486xxA

PLASTIC ENCAPSULATED DEVICES

April 17, 2002

# **MAXIM INTEGRATED PRODUCTS**

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

201

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

Wull

Bryan J. Preeshl Quality Assurance Executive Director

# Conclusion

The MAX3486 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

## **Table of Contents**

I. .....Device Description II. .....Manufacturing Information III. .....Packaging Information IV. .....Die Information V. .....Quality Assurance Information VI. .....Reliability Evaluation

.....Attachments

## I. Device Description

A. General

The MAX3486 is a 3.3V, low-power transceivers for RS-485 and RS-422 communication. The part contains one driver and one receiver. The partially slew-rate-limited MAX3486 transmits up to 2.5Mbps.

Drivers are short-circuit current limited and are protected against excessive power dissipation by thermal shutdown circuitry that places the driver outputs into a high-impedance state. The receiver input has a fail-safe feature that guarantees a logic-high output if both inputs are open circuit.

The MAX3486 is designed for half-duplex communication.

#### B. Absolute Maximum Ratings

ltem	Rating
Supply Voltage (VCC)	7V
Voltage into any terminal (Note 1)	-0.3V to 7V
Driver Input Voltage (DI)	-0.3V to 7V
Driver Output Voltage (A,B,Y,Z)	-7.5V to 12.5V
Driver Output Voltage (A,B)	-7.5V to 12.5V
Receiver Input Voltage (A,B)	-0.3V to (VCC +0.3V)
Storage Temp.	-65°C to +160°C
Lead Temp. (Soldering, 10sec)	+300°C
Continuous Power Dissipation (TA = +70°C)	
8-Pin PDIP	727mW
8-Pin NSO	471mW
Derates above +70°C	
8-Pin PDIP	9.09mW/°C
8-Pin NSO	5.88mW/°C

# II. Manufacturing Information

Α.	Description/Function:	3.3V Powere	d, 10Mbps and Slew-Rate-Limited True RS-485/RS-422 Transceivers
В.	Process:	S3 (	Standard 3 micron silicon gate CMOS)
C.	Number of Device Transistors	s: 810	
D.	Fabrication Location:	Calif	ornia or Oregon, USA
E.	Assembly Location:	Thai	land, Philippines or Malaysia
F.	Date of Initial Production:	Apri	, 1999

# III. Packaging Information

Α.	Package Type:	8-Pin PDIP	8-PIN NSO
В.	Lead Frame:	Copper	Copper
C.	Lead Finish:	Solder Plate	Solder Plate
D.	Die Attach:	Silver-filled Epoxy	Silver-filled Epoxy
E.	Bondwire:	Gold (1.3 mil dia.)	Gold (1.3 mil dia.)
F.	Mold Material:	Epoxy with silica filler	Epoxy with silica filler
G.	Assembly Diagram:	Buildsheet # 05-1901-0083	Buildsheet # 05-1901-0084
H.	Flammability Rating:	Class UL94-V0	Class UL94-V0
I.	Classification of Moisture Sensitivity per JEDEC standard JESD22-A112:	Level 1	Level 1

# **IV. Die Information**

Α.	Dimensions:	86 x 146 mils
В.	Passivation:	SiN/SiO (nitride/oxide)
C.	Interconnect:	Aluminum/Si (Si = 1%)
D.	Backside Metallization:	None
E.	Minimum Metal Width:	3 microns (as drawn)
F.	Minimum Metal Spacing:	3 microns (as drawn)
G.	Bondpad Dimensions:	5 mil. Sq.
Н.	Isolation Dielectric:	SiO <sub>2</sub>
I.	Die Separation Method:	Wafer Saw

## V. Quality Assurance Information

- A. Quality Assurance Contacts: Jim Pedicord (Reliability Lab Manager) Bryan Preeshl (Executive Director) Kenneth Huening (Vice President)
- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet. 0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 50 ppm
- D. Sampling Plan: Mil-Std-105D

### VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

 $\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \times 4389 \times 480 \times 2}$  (Chi square value for MTTF upper limit)

Temperature Acceleration factor assuming an activation energy of 0.8eV

 $\lambda = 2.29 \times 10^{-9}$ 

 $\lambda$  = 2.29 F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-5082) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1M**).

## B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

## C. E.S.D. and Latch-Up Testing

The RS17-4 die type has been found to have all pins able to withstand a transient pulse of  $\pm$  1500V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm$ 250mA and/or  $\pm$ 20V.

# Table 1Reliability Evaluation Test ResultsMAX3486xxA

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		480	0
Moisture Testir	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 96hrs.	DC Parameters & functionality	PDIP NSO	77 77	0 0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots.

Note 2: Generic Package/Process data

# Attachment #1

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> <u>3/</u>	All $V_{PS1}$ pins
2.	All input and output pins	All other input-output pins

TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$  No connects are not to be tested.
- $\overline{3/}$  Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND, + $V_{S}$ , - $V_{S}$ ,  $V_{REF}$ , etc).

- 3.4 <u>Pin combinations to be tested.</u>
  - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
  - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g.,  $V_{SS1}$ , or  $V_{SS2}$  or  $V_{SS3}$  or  $V_{CC1}$ , or  $V_{CC2}$ ) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
  - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.



Mil Std 883D Method 3015.7 Notice 8





NDTE: A. BOND A FIRST; B SECOND, B, A & B CAN TOUCH.

PKG.CODE: S8-5		APPROVALS	DATE		1/1
CAV./PAD_SIZE:	PKG.			BUILDSHEET NUMBER:	REV
95 X 155	DESIGN			05-1901-0084	A

