RELIABILITY REPORT

FOR

MAX3096xxE

PLASTIC ENCAPSULATED DEVICES

April 15, 2003

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX3096 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description

II.Manufacturing Information

III.Packaging Information

IV.Die Information

V.Quality Assurance Information

VI.Reliability Evaluation

IV.Attachments

I. Device Description

A. General

The MAX3096 is a rugged, low-power, quad, RS-422/RS-485 receiver with electrostatic discharge (ESD) protection for use in harsh environments. All receiver inputs are protected to $\pm 15 \text{kV}$ using IEC 1000-4-2 Air-Gap Discharge, $\pm 8 \text{kV}$ using IEC 1000-4-2 Contact Discharge, and $\pm 15 \text{kV}$ using the Human Body Model. The MAX3096 operates from a $\pm 3.3 \text{V}$ supply. Receiver propagation delays are guaranteed to within $\pm 8 \text{ns}$ of a predetermined value, thereby ensuring device-to-device matching across production lots.

Complementary enable inputs can be used to place this device in a 1nA low-power shutdown mode in which the receiver outputs are high impedance. When active, these receivers have a fail-safe feature that guarantees a logic-high output if the input is open circuit. The MAX3096 also features a quarter-unit-load input impedance that allows 128 receivers on a bus.

The MAX3096 is a pin-compatible, low-power upgrade to the industry-standard '26LS32.

B. Absolute Maximum Ratings

<u>ltem</u>	Rating
Supply Voltage (V _{CC}) Control Input Voltage (G, /G) Receiver Input Voltage (A_, B_) Receiver Output Voltage (Y_)	7V -0.3V to $(V_{CC} + 0.3V)$ ±25V -0.3V to $(V_{CC} + 0.3V)$
Storage Temp. Lead Temp. (10 sec.)	-65°C to +160°C +300°C
Power Dissipation Derates above +70°C Continuous Power Dissipation (+70°C)	667mW 8.3mW/°C
16-Pin DIP 16-Pin NSO 16-Pin QSOP	762mW 696mW 667mW
Derates above +70°C 16-Pin DIP 16-Pin NSO 16-Pin QSOP	10.5mW/°C 8.70mW/°C 8.30mW/°C

II. Manufacturing Information

A. Description/Function: 5kV ESD-Protected, 10Mbps, 3V/5V,Quad RS-422/RS-485 Receivers

B. Process: (SG3) - Standard 3 micron silicon gate CMOS)

C. Number of Device Transistors: 676

D. Fabrication Location: Oregon, USA

E. Assembly Location: Philippines, Thailand or Malaysia

F. Date of Initial Production: January, 1998

III. Packaging Information

A. Package Type:	16 Lead NSO	16 Lead PDIP	16 Lead QSOP
B. Lead Frame:	Copper	Copper	Copper
C. Lead Finish:	Solder Plate	Solder Plate	Solder Plate
D. Die Attach:	Silver-filled Epoxy	Silver-filled Epoxy	Silver-filled Epoxy
E. Bondwire:	Gold (1.0 mil dia.)	Gold (1.0 mil dia.)	Gold (1.0 mil dia.)
F. Mold Material:	Epoxy with silica filler	Epoxy with silica filler	Epoxy with silica filler
G. Assembly Diagram:	# 05-1901-0166	# 05-1901-0165	# 05-1901-0167
H. Flammability Rating:	Class UL94-V0	Class UL94-V0	Class UL94-V0
I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112:	Level 1	Level 1	Level 1

IV. Die Information

A. Dimensions: 85 x 129 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

E. Minimum Metal Width: 3 microns (as drawn)

F. Minimum Metal Spacing: 3 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO₂

I. Die Separation Method: Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Reliability Lab Manager)

Bryan Preeshl (Executive Director of QA)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \underbrace{\frac{1}{\text{MTTF}}}_{} = \underbrace{\frac{1.83}{192 \times 4389 \times 80 \times 2}}_{} \text{(Chi square value for MTTF upper limit)}$$

$$\text{Temperature Acceleration factor assuming an activation energy of } 0.8eV$$

$$\lambda = 13.57 \times 10^{-9}$$

$$\lambda = 13.57 \text{ F.I.T. (60\% confidence level @ 25°C)}$$

This low failure rate represents data collected from Maxim's reliability qualification and monitor programs. Maxim also performs weekly Burn-In on samples from production to assure reliability of its processes. The reliability required for lots which receive a burn-in qualification is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on rejects from lots exceeding this level. The attached Burn-In Schematic (Spec. # 06-5286) shows the static circuit used for this test. Maxim also performs 1000 hour life test monitors quarterly for each process. This data is published in the Product Reliability Report (RR-1M).

B. Moisture Resistance Tests

Maxim evaluates pressure pot stress from every assembly process during qualification of each new design. Pressure Pot testing must pass a 20% LTPD for acceptance. Additionally, industry standard 85°C/85%RH or HAST tests are performed quarterly per device/package family.

C. E.S.D. and Latch-Up Testing

The RS56-1 die type has been found to have all pins able to withstand a transient pulse of ± 2000 V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Additionally, all input pins are protected against ESD up to ± 15 kV using IEC 1000-4-2 Air-Gap Discharge, ± 8 kV using IEC 1000-4-2 Contact Discharge, and ± 15 kV using the Human Body Model. Latch-Up testing has shown that this device withstands a current of ± 250 mA.

Table 1 Reliability Evaluation Test Results

MAX3096xxE

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	t (Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		80	0
Moisture Testir	ng (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 168hrs.	DC Parameters & functionality	PDIP NSO QSOP	77 77 77	0 0 0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Str	ress (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters & functionality		77	0

Note 1: Life Test Data may represent plastic DIP qualification lots. Note 2: Generic package/process data.

Attachment #1

TABLE II. Pin combination to be tested. 1/2/


	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V _{PS1} 3/	All V _{PS1} pins
2.	All input and output pins	All other input-output pins


- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- $\overline{3/}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).

3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V_{SS1} , or V_{SS2} or V_{CC1} , or V_{CC2}) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.






PKG.CDDE:	S16-5	
CAV./PAD		PKG.
	JONIJU	DESIGN


APPROVALS

BUILDSHEET NUMBER: REV.: >05-1901-0166 A



DVC CODE				
PKG.CODE: P16-1		APPROVALS	DATE	
CAV./PAD SIZE: 110 X 140	PKG. DESIGN			BUILDSHEET





PKG.CDDE: E16-5		APPROVALS	DATE 2 5 1007	NIXI	/VI
CAV./PAD SIZE:	PKG.		ास्स्र ६ क	BUILDSHEET NUMBER:	REV.:
101X150	DESIGN		3/25/97	05-1901-0167	Α

