RELIABILITY REPORT

FOR

MAX3085xxA

PLASTIC ENCAPSULATED DEVICES

October 31, 2002

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager Reviewed by

Bryan J. Preeshl Quality Assurance Executive Director

Conclusion

The MAX3085 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

Table of Contents

I.Device Description

II.Manufacturing Information

III.Packaging Information

IV.Die Information

V.Quality Assurance Information

VI.Reliability Evaluation

IV.Attachments

I. Device Description

A. General

The MAX3085 is a high-speed transceivers for RS-485/RS-422 communication that contain one driver and one receiver. This device features fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are open or shorted. This means that the receiver output will be a logic high if all transmitters on a terminated bus are disabled (high impedance). TheMAX3085 offers higher driver output slew-rate limits, allowing transmit speeds up to 500kbps.

The transceiver typically draws 375µA of supply current when unloaded, or when fully loaded with the drivers disabled.

The device has a 1/8-unit-load receiver input impedance that allows up to 256 transceivers on the bus. The MAX3085 is intended for half-duplex communications.

Doting

B. Absolute Maximum Ratings

ltom

| <u>item</u> | Rating |
|---|--|
| Supply Voltage (V _{CC}) Control Input Voltage (/RE, DE) | +7V -0.3V to (V _{CC} + 0.3V) |
| Special Input Voltage (H//F, SRL, TXP, RXP) Driver Input Voltage (DI) | -0.3V to $(V_{CC} + 0.3V)$ -0.3V to $(V_{CC} + 0.3V)$ |
| Driver Output Voltage (A,B, Y, Z) Reciever Input Voltage (A, B) | ±13V ±13V |
| Reciever Input Voltage, Full Duplex (A, B) Reciever Output Voltage (RO) | $\pm 25V$ -0.3V to (V _{CC} + 0.3V) |
| Storage Temp. Lead Temp. (10 sec.) | -65°C to +160°C +300°C |
| Power Dissipation 8-Lead DIP 8-Lead NSO | 471mW 727mW |
| Derates above +70°C 8-Lead DIP | 9.09mW/°C |
| 8-Lead NSO | 5.88mW/°C |

II. Manufacturing Information

A. Description/Function: Fail-Safe, High-Speed (10Mbps), Slew-Rate-Limited RS-485/RS-422 Transceiver

B. Process: SG3 (Standard 3 micron silicon gate CMOS)

C. Number of Device Transistors: 631

D. Fabrication Location: California or Oregon, USA

E. Assembly Location: Philippines, Malaysia, or Thailand

F. Date of Initial Production: September, 1996

III. Packaging Information

| A. Package Type: | 8-Lead NSO | 8-Lead DIP |
|---|--------------------------|--------------------------|
| B. Lead Frame: | Copper | Copper |
| C. Lead Finish: | Solder Plate | Solder Plate |
| D. Die Attach: | Silver-filled Epoxy | Silver-filled Epoxy |
| E. Bondwire: | Gold (1.3 mil dia.) | Gold (1.3 mil dia.) |
| F. Mold Material: | Epoxy with silica filler | Epoxy with silica filler |
| G. Assembly Diagram: | # 05-1901-0158 | # 05-1901-0157 |
| H. Flammability Rating: | Class UL94-V0 | Class UL94-V0 |
| I. Classification of Moisture Sensitivity per JEDEC standard JESD22-A112: | Level 1 | Level 1 |

IV. Die Information

A. Dimensions: 85 x 140 mils

B. Passivation: SiN/SiO (nitride/oxide)

C. Interconnect: Aluminum/Si (Si = 1%)

D. Backside Metallization: None

E. Minimum Metal Width: 3 microns (as drawn)

F. Minimum Metal Spacing: 3 microns (as drawn)

G. Bondpad Dimensions: 5 mil. Sq.

H. Isolation Dielectric: SiO₂

I. Die Separation Method: Wafer Saw

V. Quality Assurance Information

A. Quality Assurance Contacts: Jim Pedicord (Manager, Rel Operations)

Bryan Preeshl (Director)

Kenneth Huening (Vice President)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% For all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppm

D. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate (λ) is calculated as follows:

$$\lambda = \frac{1}{\text{MTTF}} = \frac{1.83}{192 \text{ x } 4389 \text{ x } 560 \text{ x } 2}$$
 (Chi square value for MTTF upper limit)
$$\frac{1}{192 \text{ x } 4389 \text{ x } 560 \text{ x } 2}$$
 Temperature Acceleration factor assuming an activation energy of 0.8eV
$$\lambda = 1.94 \text{ x } 10^{-9}$$

$$\lambda = 1.94 \text{ F.I.T. } (60\% \text{ confidence level @ 25°C})$$

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. #06-0053) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (RR-1M).

B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85° C/85%RH testing is done per generic device/package family once a quarter.

C. E.S.D. and Latch-Up Testing

The RS46-5 die type has been found to have all pins able to withstand a transient pulse of \pm 1000V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of \pm 250mA.

Table 1
Reliability Evaluation Test Results
MAX3085xxA

| TEST ITEM | TEST CONDITION | FAILURE IDENTIFICATION | PACKAGE | SAMPLE SIZE | NUMBER OF FAILURES |
|----------------------|--|----------------------------------|------------|----------------|-----------------------|
| Static Life Test | (Note 1) | | | | |
| | Ta = 135°C Biased Time = 192 hrs. | DC Parameters & functionality | | 560 | 0 |
| Moisture Testin | g (Note 2) | | | | |
| Pressure Pot | Ta = 121°C P = 15 psi. RH= 100% Time = 96hrs. | DC Parameters & functionality | NSO DIP | 77 77 | 0 |
| 85/85 | Ta = 85°C RH = 85% Biased Time = 1000hrs. | DC Parameters & functionality | | 77 | 0 |
| Mechanical Stre | ess (Note 2) | | | | |
| Temperature Cycle | -65°C/150°C 1000 Cycles Method 1010 | DC Parameters | | 77 | 0 |

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.

Note 2: Generic process/package data

Attachment #1

TABLE II. Pin combination to be tested. 1/2/


| | Terminal A (Each pin individually connected to terminal A with the other floating) | Terminal B (The common combination of all like-named pins connected to terminal B) | | | |
|----|--|--|--|--|--|
| 1. | All pins except V _{PS1} 3/ | All V _{PS1} pins | | | |
| 2. | All input and output pins | All other input-output pins | | | |


- 1/ Table II is restated in narrative form in 3.4 below.
- 2/ No connects are not to be tested.
- $\overline{3/}$ Repeat pin combination I for each named Power supply and for ground

(e.g., where V_{PS1} is V_{DD} , V_{CC} , V_{SS} , V_{BB} , GND, $+V_{S}$, $-V_{S}$, V_{REF} , etc).


3.4 Pin combinations to be tested.

- a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
- b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., \(\lambda_{S1} \), or \(\lambda_{S2} \) or \(\lambda_{S3} \) or \(\lambda_{CC1} \), or \(\lambda_{CC2} \)) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
- c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.





| PKG.CODE: P8-3 | | APPROVALS | DATE | NIXIXI | // |
|--------------------------|----------------|-----------|------|---------------------------------|-----------|
| CAV./PAD SIZE: 150 X 190 | PKG. DESIGN | | | BUILDSHEET NUMBER: 05-1901-0157 | REV.: |



| PKG.CODE: S8-5 | | APPROVALS | DATE | NIXIXI | // I |
|----------------|--------|-----------|------|--------------------|-------------|
| CAV./PAD SIZE: | PKG. | | | BUILDSHEET NUMBER: | REV.: |
| 95 X 155 | DESIGN | | | -05-1901-0158 | Α |

