MAX230xxP Rev. B

**RELIABILITY REPORT** 

FOR

# MAX230xxP

**Plastic Encapsulated Devices** 

August 16, 2001

# MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR.

SUNNYVALE, CA 94086

Written by

Jim Pedicord Quality Assurance Reliability Lab Manager

Reviewed by

ul

Bryan J. Preeshl Quality Assurance Executive Director

### Conclusion

The MAX230 successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

### **Table of Contents**

I. .....Device Description II. ......Manufacturing Information III. .....Packaging Information IV. .....Die Information V. .....Quality Assurance Information VI. .....Reliability Evaluation

.....Attachments

## I. Device Description

A. General

The MAX230 line driver/receiver is intended for all EIA/TIA-232E and V.28/V.24 communications interfaces, particularly applications where  $\pm 12V$  is not available.

This part is especially useful in battery-powered systems, since its low-power shutdown mode reduces power dissipation to less than  $5\mu$ W.

#### B. Absolute Maximum Ratings

<u>Item</u> Supply Voltage (V <sub>cc</sub> )	<u>Rating</u> -0.3V to +6V
Input Voltages	
T <sub>IN</sub>	-0.3V to (V <sub>CC</sub> + 0.3V)
R <sub>IN</sub>	±30V
T <sub>OUT</sub> (Note 1)	±15V
Output Voltages	
T <sub>OUT</sub>	±15V
R <sub>OUT</sub>	-0.3V to (V <sub>CC</sub> + 0.3V)
Driver/Receiver Output Short Circuited to GND	Continuous
Storage Temp.	-65°C to +160°C
Lead Temp. (10 sec.)	+300°C
Power Dissipation	
20 Lead PDIP	440mW
20 Lead Wide SOIC	800mW
Derates above +70°C	
20 lead PDIP	8.00mW/°C
20 Lead Wide SOIC	10.00mW/°C

**Note 1:** Input voltage measured with  $T_{OUT}$  in high-impedance state, /SHDN or  $V_{CC} = 0V$ .

# II. Manufacturing Information

A. Description/Function:	+5V-Powered, Multi-Channel RS-232 Drivers/Receivers
B. Process:	M6 (Standard 6 micron silicon gate CMOS)
C. Number of Device Transistors:	228
D. Fabrication Location:	California or Oregon, USA
E. Assembly Location:	Korea, Philippines, Malaysia or Thailand
F. Date of Initial Production:	June, 1996

# **III.** Packaging Information

A. Package Type:	20 Lead PDIP	20 Lead Wide SOIC
B. Lead Frame:	Copper	Copper
C. Lead Finish:	Solder Plate	Solder Plate
D. Die Attach:	Silver-filled Epoxy	Silver-filled Epoxy
E. Bondwire:	Gold (1.3 mil dia.)	Gold (1.3 mil dia.)
F. Mold Material:	Epoxy with silica filler	Epoxy with silica filler
G. Assembly Diagram:	Buildsheet # 05-0701-0338	Buildsheet # 05-0701-0440
H. Flammability Rating:	Class UL94-V0	Class UL94-V0

# **IV.** Die Information

A. Dimensions:	138 x 155 mils
B. Passivation:	$Si_3N_4/SiO_2$ (Silicon nitride/ Silicon dioxide)
C. Interconnect:	Aluminum/Si (Si = 1%)
D. Backside Metallization:	None
E. Minimum Metal Width:	6 microns (as drawn)
F. Minimum Metal Spacing:	6 microns (as drawn)
G. Bondpad Dimensions:	5 mil. Sq.
H. Isolation Dielectric:	SiO <sub>2</sub>
I. Die Separation Method:	Wafer Saw

#### V. Quality Assurance Information

Α.	Quality Assurance Contacts:	Jim Pedicord	(Reliability Lab Manager)
		Bryan Preeshl	(Executive Director)
		Kenneth Huening	g (Vice President)

- B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.
  0.1% For all Visual Defects.
- C. Observed Outgoing Defect Rate: < 100 ppm
- D. Sampling Plan: Mil-Std-105D

# VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135°C biased (static) life test are shown in **Table 1**. Using these results, the Failure Rate ( $\lambda$ ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{1.83}_{192 \text{ x } 4389 \text{ x } 560 \text{ x } 2} \text{ (Chi square value for MTTF upper limit)}_{\text{Temperature Acceleration factor assuming an activation energy of 0.8eV}$ 

λ = 1.94 x 10<sup>-9</sup>

 $\lambda$  = 1.94 F.I.T. (60% confidence level @ 25°C)

This low failure rate represents data collected from Maxim's reliability monitor program. In addition to routine production Burn-In, Maxim pulls a sample from every fabrication process three times per week and subjects it to an extended Burn-In prior to shipment to ensure its reliability. The reliability control level for each lot to be shipped as standard product is 59 F.I.T. at a 60% confidence level, which equates to 3 failures in an 80 piece sample. Maxim performs failure analysis on any lot that exceeds this reliability control level. Attached Burn-In Schematic (Spec. # 06-0257) shows the static Burn-In circuit. Maxim also performs quarterly 1000 hour life test monitors. This data is published in the Product Reliability Report (**RR-1L**).

## B. Moisture Resistance Tests

Maxim pulls pressure pot samples from every assembly process three times per week. Each lot sample must meet an LTPD = 20 or less before shipment as standard product. Additionally, the industry standard 85°C/85%RH testing is done per generic device/package family once a quarter.

## C. E.S.D. and Latch-Up Testing

The PS29X die type has been found to have all pins able to withstand a transient pulse of  $\pm$  2500V, per Mil-Std-883 Method 3015 (reference attached ESD Test Circuit). Latch-Up testing has shown that this device withstands a current of  $\pm$ 100mA and/or  $\pm$ 20V.

# Table 1Reliability Evaluation Test ResultsMAX230xxP

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	PACKAGE	SAMPLE SIZE	NUMBER OF FAILURES
Static Life Test	(Note 1)				
	Ta = 135°C Biased Time = 192 hrs.	DC Parameters & functionality		560	0
Moisture Testin	g (Note 2)				
Pressure Pot	Ta = 121°C P = 15 psi. RH= 100% Time = 96hrs.	DC Parameters & functionality	PDIP WSO	260 240	0 0
85/85	Ta = 85°C RH = 85% Biased Time = 1000hrs.	DC Parameters & functionality		77	0
Mechanical Stro	ess (Note 2)				
Temperature Cycle	-65°C/150°C 1000 Cycles Method 1010	DC Parameters		77	0

Note 1: Life Test Data may represent plastic D.I.P. qualification lots.

Note 2: Generic process/package data

# Attachment #1

	Terminal A (Each pin individually connected to terminal A with the other floating)	Terminal B (The common combination of all like-named pins connected to terminal B)
1.	All pins except V <sub>PS1</sub> <u>3/</u>	All $V_{PS1}$ pins
2.	All input and output pins	All other input-output pins

TABLE II. Pin combination to be tested. 1/2/

- 1/ Table II is restated in narrative form in 3.4 below.
- $\overline{2/}$  No connects are not to be tested.
- $\overline{3/}$  Repeat pin combination I for each named Power supply and for ground

(e.g., where  $V_{PS1}$  is  $V_{DD}$ ,  $V_{CC}$ ,  $V_{SS}$ ,  $V_{BB}$ , GND, + $V_{S}$ , - $V_{S}$ ,  $V_{REF}$ , etc).

- 3.4 Pin combinations to be tested.
  - a. Each pin individually connected to terminal A with respect to the device ground pin(s) connected to terminal B. All pins except the one being tested and the ground pin(s) shall be open.
  - b. Each pin individually connected to terminal A with respect to each different set of a combination of all named power supply pins (e.g., V<sub>SS1</sub>, or V<sub>SS2</sub> or V<sub>SS3</sub> or V<sub>CC1</sub>, or V<sub>CC2</sub>) connected to terminal B. All pins except the one being tested and the power supply pin or set of pins shall be open.
  - c. Each input and each output individually connected to terminal A with respect to a combination of all the other input and output pins connected to terminal B. All pins except the input or output pin being tested and the combination of all the other input and output pins shall be open.







