

RELIABILITY REPORT
FOR
MAX11284ETL+T

PLASTIC ENCAPSULATED DEVICES

June 24, 2016

MAXIM INTEGRATED

160 RIO ROBLES SAN JOSE, CA 95134

Approved by
Eric Wright
Quality Assurance
Reliability Engineering



Conclusion

The MAX11284ETL+T successfully meets the quality and reliability standards required of all Maxim Integrated products. In addition, Maxim Integrated's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim Integrated's quality and reliability standards.

Table of Contents

IDevice Description	IVDie Information
IIManufacturing Information	VQuality Assurance Information
IIIPackaging Information	VIReliability Evaluation
Attachments	

I. Device Description

A. General

The MAX11284 is a dual 24-bit delta sigma ADC that achieves excellent SNR while dissipating a low 3.6mW per ADC. Precision DC and AC measurements can be made at sample rates up to 4ksps. Integral nonlinearity is guaranteed to 4ppm maximum and the THD is -120dB. The MAX11284 communicates through an SPI-compatible serial interface and is available in a small, 40-pin TQFN package. The PGAs can operate in either low-noise (9.1nV/\dagger)Hz) or low-power (13.6nV/\dagger)Hz) mode, and have selectable gain values ranging from 1x to 128x. Optional buffers are also included to provide isolation of the signal inputs from the switched capacitor sampling network. This allows the ADCs to be used with high-impedance sources without compromising available dynamic range. The MAX11284 operates from a single 2.7V to 3.6V analog supply, or split ±1.8V analog supplies, allowing the analog input to be sampled below ground. The digital supply range is 2.0V to 3.6V, allowing communication with 2.5V, 3V, or 3.3V logic.



II. Manufacturing Information

A. Description/Function: Dual 24-Bit, Low-Power, High-SNR, 4ksps Delta-Sigma ADCs with Integrated PGAs

B. Process: TS18
C. Fabrication Location: Taiwan
D. Assembly Location: Taiwan
E. Date of Initial Production: April 14, 2016

III. Packaging Information

A. Package Type: 40-pin TQFN
B. Lead Frame: Copper

C. Lead Finish: 100% matte Tin
D. Die Attach: Conductive
E. Bondwire: Au (1 mil dia.)
F. Mold Material: Epoxy with silica filler

G. Assembly Diagram: # 05-100060H. Flammability Rating: Class UL94-V0

I. Classification of Moisture Sensitivity per JEDEC standard J-STD-020-C

Level 1

J. Single Layer Theta Ja: 38°C/W
K. Single Layer Theta Jc: 1°C/W
L. Multi Layer Theta Ja: 27°C/W
M. Multi Layer Theta Jc: 1°C/W

IV. Die Information

A. Dimensions: 107.9645X139.6364 mils

B. Passivation: Si₃N₄/SiO₂ (Silicon nitride/ Silicon dioxide)

C. Interconnect: Al/0.5%Cu with Ti/TiN Barrier

D. Backside Metallization: NoneE. Minimum Metal Width: 0.18umF. Minimum Metal Spacing: 0.18um

G. Bondpad Dimensions:

H. Isolation Dielectric: SiO₂
 I. Die Separation Method: Wafer Saw



V. Quality Assurance Information

A. Quality Assurance Contacts: Eric Wright (Reliability Engineering)

Bryan Preeshl (Vice President of QA)

B. Outgoing Inspection Level: 0.1% for all electrical parameters guaranteed by the Datasheet.

0.1% for all Visual Defects.

C. Observed Outgoing Defect Rate: < 50 ppmD. Sampling Plan: Mil-Std-105D

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

 χ = _1__ = _1.83 (Chi square value for MTTF upper limit)

MTTF 192 x 4340 x 80 x 2

(where 4340 = Temperature Acceleration factor assuming an activation energy of 0.8eV)

 $x = 13.7 \times 10^{-9}$

A = 13.7 F.I.T. (60% confidence level @ 25°C)

The following failure rate represents data collected from Maxim Integrated's reliability monitor program. Maxim Integrated performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maximintegrated.com/qa/reliability/monitor. Cumulative monitor data for the TS18 Process results in a FIT Rate of 0.11 @ 25C and 1.87 @ 55C (0.8 eV, 60% UCL)

B. E.S.D. and Latch-Up Testing

The AZ17-0 die type has been found to have all pins able to withstand an HBM transient pulse of +/-2500V per JEDEC JESD22-A114. Latch-Up testing has shown that this device withstands a current of +/-250mA and overvoltage per JEDEC JESD78.



Table 1Reliability Evaluation Test Results

MAX11284ETL+T

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	COMMENTS
Static Life Test (No	ote 1) Ta = 135°C Biased	DC Parameters & functionality	80	0	
	Time = 192 hrs.				

Note 1: Life Test Data may represent plastic DIP qualification lots.