# SAMPLE-AND-HOLD AMPLIFIERS SHA-IA, 2A, 3, 4, 5, 6

## GENERAL DESCRIPTION

Analog Devices' wide selection of Sample-and-Hold Amplifiers SHA's) permits the selection of a SHA that is well suited for virtually any application. Each type offers a unique combination of speed, accuracy

is a general ose SHA speed and accuracy at a reasonable price 0.01% in under 5us, and its dro is no greater than  $50\mu V/\mu$ 

#### SHA-2A

The SHA-2A is a very fast Sample-and-Hold module with ac curacy and dynamic performance that make it appropriate for use with very fast 12 bit A/D converters. It settles to 0.1% in less than 300ns, and to 0.01% in less than 500ns.

#### SHA-3 and SHA-4

These two SHA's were designed for high accuracy at longer hold times. They settle to 0.01% in 75 µs or less. The two differ in that when switched from HOLD to SAMPLE, the SHA-4 settles more rapidly than does the SHA-3.




SHA-5 is a low cost general purpose sample-and hold that good performance at a very low price. It 15us, and h as a droop rate of only 5 µV/ms.

SHA-6

The SHA-6 was designed as a companion to the high resolution ADC-16Q A/D converter. It will acquire a signal to 16 bit accuracy (0.00075%) in 5ms, and then hold it long enough for the ADC-16Q to convert it to a 16 bit digital word. It features excellent gain stability over both time and temperature.

# **BLOCK DIAGRAM** SHA-2A



#### ILLUSTRATION OF SPECIFICATIONS

# OUTPUT DROOP LOGIC CONTROL SAMPLE HOLD

## PIN DESIGNATIONS: SHA-5

- 1. ANALOG GROUND
- 8. LOGIC GROUND
- 2. -15V
- 9. N.C.
- 3. +15V
- 10. N.C.
- 4. N.C.
- 11. N.C.
- 5. N.C.
- 12. ANALOG OUTPUT
- 6. SIGNAL IN
- 13. NO PIN
- 7. CONTROL IN
- 14. N.C.

# SPECIFICATION SUMMARY (Typical @ +25°C unless otherwise noted)

APPLICATIONS	General Purpose	Fast	Low Droop Slow Settle	Low Droop Fast Settle	Low Cost	High Resolution
Model <sup>1</sup>	SHA-1A	SHA-2A <sup>2</sup>	SHA-3 <sup>3</sup>	SHA-43	SHA-5	SHA-6
Acquisition	5μs to	500ns to	75μs to	75μs to	15μs to	5ms to
Time	0.01%	0.01%	0.01%	0.01%	0.01%	0.00075%
Droop Rate	50μV/ms max	$10\mu V/\mu s$	$10\mu V/ms$	$10\mu V/ms$	$5\mu V/ms$	10mV/sec max
Input Range	±10V	±10V	±10V	±10V	±10V	±11V
Gain	1	1	1	1	1	1 to 1000
Gzin Error	+0, -0.05%	+0, -0.01%	±0.01%	±0.01%	±0.01%	±0.2%4
Input Impedance	10123	1011Ω	$10^8\Omega$	$10^8\Omega$	$4 \times 10^9 \Omega$	$10^{9}\Omega$
Aperture Delay	+Ons	10ns	50ns	50ns	40ns	-1.7µs
Aperture Jitter Power Require-	5m	8.25 ms	5ns	5 ns	4ns	10ns
ments ±15V @	15mA	100mA	15mA	18mA	25mA	17mA
Package Size	2" x 2" x 0.4"	2" x 3" x 0.4"	1 1/8" x 2" x 0.4"	1 1/8" x 2" x Ø.4"	1 1/8" x 2" x 0.4"	2" x 4" x 0.4"
Package Style	C-1	C-2	C/4	C-4	\ \partial \tau_{\partial} \ta	C-3
Price (1-9)	\$150.	\$225.	\$95.	\$120.	\$40	\$375.
			$\sim$ / /	/ /	(100+) \$32.	7 ~

<sup>1</sup> Mode control input on all SHA's is TTL/DTL compatible. On all models except SHA-6, Logic "1" is sample and Logic "b" is hold. On SHA Logic "0" is sample and Logic "1" is hold.

<sup>2</sup> SHA-2A may be used as a follower or inverter. It can also be used at gains higher than unity with appropriate degradation in bandwidth <sup>3</sup> SHA-3 and SHA-4 differ only in that SHA-4 settles much faster when switched from HOLD to SAMPLE. Settling Time to ±1mV is

100µs for SHA-3 and 20µs for SHA-4.

4 Gain error from formula used to calculate value of gain resistor. Gain stability is ±0.0002%/month and ±0.0002%/°C.

# SHA-1A

## PIN DESIGNATIONS: SHA-6

- 3. +E<sub>OUT</sub>
- 5. -E<sub>OUT</sub>
- 16. -15V
- 18. ANALOG COMMON
- 19. +15V
- 36. MODE CONTROL INPUT
- 37. MODE CONTROL COMMON
- 59. -E<sub>IN</sub>
- 64. GAIN CONTROL
- 67. +E<sub>IN</sub>
- 69. GAIN CONTROL

NOTE: The pins listed above are the only pins that appear on the SHA-6.

Top View

O 1 CONTROL SAMPLE HOLD AMPLIFIER

ANALOG 28 O ANALOG GRD 26 O GRD 26 O OUT ANALOG 17 O OUT ANALOG 15 O GRD 15

SHA-5



O -15V
O ANALOG GROUND
O +15V
OUTPUT O

ANALOG DEVICES
MADE IN U.S.A.
SHA 2A
SAMPLE AND
HOLD AMPLIFIER

O TRIM
O DIGITAL
O GROUND

SHA-2A

O MODE

Top View

INPUT O

#### **GENERAL DESCRIPTION**

The SHA IA is a fast sample-and-hold module with low droop rate and overall accuracy compatible with 12-bit A/D conversion systems operating to ½LSB accuracy. When in the "sample" mode, the module appears as a fast amplifier with  $5\mu s$  settling time to 0.01%, 1nA input current,  $25\mu V/^{\circ}C$  drift, and unity gain with  $\pm 10V$  at  $\pm 20mA$  output current capability. When in the "hold" mode, the droop rate is  $50\mu V/ms$  max, so the SHA IA will hold an input signal to 0.01% of full scale (20V p-p) for 40ms, sufficient for 12-bit A/D conversion.

#### SAMPLE TO HOLD CHARACTERISTICS

Of prime importance in selecting Sample-and-Hold amplifiers is the transition characteristics when the module is commanded into hold by the digital control line. A finite delay will occur between initiation of the hold command, and actual disconnection of the hold capacitor from the input buffer amplifier. In the SHA IA, this delay time is 40ns maxi-The uncertainty, or jitter over which this delay time will vary le to pycle, as the module is repeatedly commanded into hold, most systems, the jitter specification is the limiting factor on system speed for a given accuracy, since fixed delays can be reoverall The 5ns jitter specification adjusting the system timing. track a signal slewing up to 0.2V/µs, and means the can opture" that signal to within a ImV accuracy for A/D conversion

# **OVERALL ACCURACY**

The SHA IA is guaranteed to have an overall throughput non linearity of 2mV max over a ±10V input range, or 1mV max over 0 to +10V inputs. This specification combines the effects of common mode errors, gain non linearity and sample to hold offset non linearity. It is no longer necessary to guess at the combined effects of individual errors since the SHA IA specification guarantees that its total non-linearity errors are sufficiently low to insure ½LSB accuracy in 12-bit systems.

## GROUNDING

Many data acquisition systems suffer from digital ground induced noise appearing in the analog system. To counteract this problem, the SHA IA has three separate ground systems. The digital ground is actually one side of a differential amplifier, with the Sample/Hold digital control input being the other input of this amplifier. This effectively prevents digital ground noise from being impressed into the analog signal channel. The power ground and analog input/output grounds are also separate, so that power supply ground noise is reduced by the rejection coefficients of the amplifiers, normally well over 90dB. Ground connection instructions are given in Figure 1.

A DC path must exist between the Analog, Digital, and power supply grounds. Multiple grounds on signal and power return lines should be avoided. If possible, only one external ground should exist on the Analog ground system





Fig. 1 SHA IA Connections and Grounding

SHA IA

SAMPLE AND HOLD MODULE

# **FEATURES**

12-Bit System Compatible
Throughput Non-Linearity 2mV
Max Over ±10V Input Range
Acquisition Time 5μs Max
Input Buffer, 10<sup>12</sup> Ω Rin
Independent Digital, Analog,
and Power Grounds
Modular 0.4" High Construction
Standard ±15VDC Power
No External Adjustments
Required



#### **APPLICATIONS**

Data Acquisition Systems
Data Distribution Systems
Track and Hold
Sample and Hold
Peak Measurement Systems

Represented By



# SHA IA SPECIFICATIONS (typical @ +25°C and nominal supply voltages, unless otherwise noted) ACCURACY Gain +0.0.-0.05% max Gain Error 2mV max over ±10V input range Total Throughput Non Linearity 1mV max over 0 to +10V or 0 to (Includes Gain and Sample to Hold Offset Non Linearities) -10V input range **FREQUENCY RESPONSE IN** SAMPLE MODE 500kHz min Small Signal-3dB 4V/µs Slew Rate Settling Time to 0.01% for 5µs max 20 Volt Input Step SAMPLE TO HOLD SWITCHING Aperture Delay Time 40ns max Jitter (Cycle to Cycle ance in Delay 5ns peak sient Sett Switching Tran Time (to ±1 HOLDING CHARACTERISTI Droop Rate Droop Rate vs. Temp. Feedthrough (10kHz, 20V p-p input) 0.005% HOLD TO SAMPLE SWITCHING Acquisition Time to 0.01% of 5μs max

# Full Scale

INPUT CHARACTERISTICS	
Input Resistance	
Input Capacitance	
Input Bias Current	
Initial Input Offset	-0-1
Offset vs. Supply	
Offset vs. Temp.	
Input Voltage, Max. Safe	
Input Voltage, Normal Ope	ration

1012 ohms 5pF max 10nA max, 1nA typ 1mV max 100µV/% 25µV/°C max ±15V ±10V

# **OUTPUT CHARACTERISTICS**

Output Voltage, Current Maximum Load Capacitance at Output

±10V min at ±20mA min

500pF

# DIGITAL CONTROL

Logic Levels (DTL/TTL Comp.)

("1") Sample ("0") Hold

+2V to +5.5V at 40nA -0.5V to +0.8V at 20µA

POWER REQUIREMENTS

±15VDC at +10mA,-15mA (±3% tolerance on voltage)


# TEMPERATURE RANGE

Rated Accuracy Storage

0°C to +70°C -55°C to +85°C

Specifications subject to change without notice

# OUTLINE DIMENSIONS AND PIN CONNECTIONS



Pins: 0.019 ±.001 dia. Gold plated half-hard brass, per MIL-G-45204.

Pin designations are shown on bottom view for reference only.




Illustration of Dynamic Fig. 2 Specifications (not to scale)

# **OTHER PRODUCTS**

# Multiplexer MPX-8A

Available with 8 channels, digital addressing, expandable to 64 channels. Input range ±10V with standard ±15VDC supplies. Mosfet design prevents burn out due to power failure, -80dB crosstalk, 2µs max switching time. Accuracy to 0.01%.

Analog to Digital Converter ADC-QM Available in 8-, 10-, or 12-bit resolution and accuracy. A 25µs conversion time and low 5ppm/°C gain TC. 2" x 4" x 0.4" package.

Analog to Digital Converter ADC-12QZ An economical 12 bit device with a 40µs conversion time. Package size is

2" x 4" x 0.4"