

**SCOPE: CMOS 8-Bit,  $\mu$ P-Compatible, 12-Bit D/A Converter**

|                     |                        |
|---------------------|------------------------|
| <b>Device Type:</b> | <b>Generic Number:</b> |
| -01                 | MX7548S(x)/883B        |
| -02                 | MX7548T(x)/883B        |

**Case Outline(s).**

| <u>Outline Letter</u> | <u>Mil-Std-1835</u>    | <u>Case Outline</u> | <u>Package Code</u> |
|-----------------------|------------------------|---------------------|---------------------|
| Q                     | GDIP1-T20 or CDIP2-T20 | 20 Lead CERDIP      | J20                 |
| E                     | CQCC1-N20              | 20-Pin Ceramic LCC  | L20                 |

**Absolute Maximum Ratings:**

|  |                           |
|--|---------------------------|
| $V_{DD}$ to DGND .....                                   | +17V                      |
| VREF to AGND .....                                       | $\pm 25$ V                |
| $V_{RFB}$ to AGND .....                                  | $\pm 25$ V                |
| Digital Input Voltage to DGND .....                      | -0.3V, $V_{DD}$           |
| $V_{OUT1}$ to DGND .....                                 | -0.3V, $V_{DD}$           |
| AGND to DGND .....                                       | -0.3V, $V_{DD}$           |
| Lead Temperature (soldering, 10 seconds) .....           | +300°C                    |
| Storage Temperature .....                                | -65°C to +150°C           |
| Continuous Power Dissipation .....                       | $T_A = +70^\circ\text{C}$ |
| 20 pin CERDIP (derate 10mW/°C above +70°C) .....         | 889mW                     |
| 20 pin LCC (derate 9.09mW/°C above +70°C) .....          | 727mW                     |
| Junction Temperature $T_J$ .....                         | +150°C                    |
| Thermal Resistance, Junction to Case, $\theta_{JC}$      |                           |
| 20 pin CERDIP .....                                      | 40°C/W                    |
| 20 pin LCC .....   | 20°C/W                    |
| Thermal Resistance, Junction to Ambient, $\theta_{JA}$ : |                           |
| 20 pin CERDIP .....                                      | 90°C/W                    |
| 20 pin LCC .....   | 110°C/W                   |

**Recommended Operating Conditions**

|   |                 |
|---|-----------------|
| Ambient Operating Range ( $T_A$ ) ..... | -55°C to +125°C |
|---|-----------------|

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

|       |                               |           |        |
|-------|-------------------------------|-----------|--------|
| ----- | Electrical Characteristics of | 19-1723   | Rev. A |
|       | MX7548/883B                   | Page 2 of | 7      |

**TABLE 1. ELECTRICAL TESTS:**

| TEST                             | Symbol            | CONDITIONS<br>-55°C ≤ T <sub>A</sub> ≤ +125°C 1/<br>Unless otherwise specified   | GROUP A<br>Subgroup | Device<br>type | Limits<br>Min | Limits<br>Max    | Units  |
|----------------------------------|-------------------|--|---------------------|----------------|---------------|------------------|--------|
| <b>STATIC PERFORMANCE</b>        |                   |  |                     |                |               |                  |        |
| Resolution                       | N                 |  | 1,2,3               | All            | 12            |                  | Bits   |
| Integral Nonlinearity            | INL               |  | 1,2,3               | 01<br>02       |               | ±1<br>±0.5       | LSB    |
| Differential Nonlinearity        | DNL               | Guaranteed monotonic to 12 bits  | 1,2,3               | 01<br>02       |               | ±1<br>±0.5       | LSB    |
| Gain Error                       | FSE               | Using internal feedback resistor   | 1<br>2,3            | 01             |               | ±2<br>±3         | LSB    |
| Gain Error                       | FSE               | Using internal feedback resistor   | 1<br>2,3            | 02             |               | ±1<br>±2         | LSB    |
| Gain Tempco                      | TC <sub>FS</sub>  | NOTE 2 (ΔGain/ΔTemp)   |                     | All            |               | ±5               | ppm/°C |
| DC Supply Rejection              | PSR               | ΔV <sub>DD</sub> =±5%<br>(ΔGain/ΔSupply)   | 1<br>2,3            | All            |               | ±0.001<br>±0.002 | %/%    |
| <b>DYNAMIC PERFORMANCE</b>       |                   |  |                     |                |               |                  |        |
| Current Settling Time            | t <sub>s</sub>    | To 0.5LSB, OUT1 load:<br>R <sub>L</sub> =100 Ω: CL=13pF: DAC register alternately loaded with all 1s and all 0s.         | 4                   | All            |               | 1                | μs     |
| Digital to Analog Glitch Impulse | Q                 | V <sub>REF</sub> =0V, OUT1 load: R <sub>L</sub> =100 Ω: CL=13pF: DAC register alternately loaded with all 1s and all 0s. | 4,5,6               | All            |               | 200              | nV-s   |
| AC Feedthrough at OUT1 NOTE 3    | FTE               | V <sub>REF</sub> =±10Vp-p at 10kHz, DAC register loaded with all 0s.   | 4,5,6               | All            |               | 5                | mVp-p  |
| Total Harmonic Distortion        | THD               | V <sub>REF</sub> =6V <sub>RMS</sub> at 1kHz, DAC register loaded with all 1s.  | 4,5,6               | All            |               | -90              | dB     |
| Output Noise Voltage Density     | en                | 10Hz to 100kHz. Measured between R <sub>FB</sub> and OUT1.   | 4,5,6               | All            |               | 15               | nV/Hz  |
| <b>REFERENCE INPUT</b>           |                   |  |                     |                |               |                  |        |
| Input Resistance                 | R <sub>REF</sub>  | V <sub>REF</sub> pin to OUT1   | 1,2,3               | All            | 7             | 15               | kΩ     |
| <b>ANALOG OUTPUT</b>             |                   |  |                     |                |               |                  |        |
| OUT1 Leakage Current             | ILKG              | DAC register loaded with all 0s.   | 4<br>5,6            | All            |               | ±5<br>±100       | nA     |
| OUT1 Capacitance NOTE 2          | C <sub>OUT1</sub> | DAC register loaded with all 0s<br>DAC register loaded with all 1s   | 4,5,6               | All            |               | 70<br>140        | pF     |

**TABLE 1. ELECTRICAL TESTS:**

| TEST  | Symbol           | CONDITIONS<br>-55°C ≤ T <sub>A</sub> ≤ +125°C 1/<br>Unless otherwise specified                                    | GROUP A<br>Subgroup | Device<br>type | Limits<br>Min  | Limits<br>Max   | Units    |
|---|------------------|---|---------------------|----------------|----------------|-----------------|----------|
| <b>DIGITAL INPUTS</b>                                 |                  |   |                     |                |                |                 |          |
| Digital Input High Voltage                            | V <sub>IH</sub>  |   | 1,2,3               | All            | 2.4            |                 | V        |
| Digital Input Low Voltage                             | V <sub>IL</sub>  |   | 1,2,3               | All            |                | 0.8             | V        |
| Digital Input Leakage Current                         | I <sub>IN</sub>  | Digital Inputs at 0V or V <sub>DD</sub>   | 1,2,3               | All            |                | ±1              | μA       |
| Input Capacitance<br>NOTE 2                           | C <sub>IN</sub>  | Digital Inputs at 0V or V <sub>DD</sub>   | 4,5,6               | All            |                | 7               | pF       |
| <b>SWITCHING CHARACTERISTICS NOTES 2, 4</b>           |                  |   |                     |                |                |                 |          |
| Data Valid Setup                                      | t <sub>DS</sub>  |   | 9,10,11             | All            | 160            |                 | ns       |
| Data Valid Hold                                       | t <sub>DH</sub>  |   | 9,10,11             | All            | 10             |                 | ns       |
| _____ _____<br>CSMSB or CSLSB<br>_____ to<br>WR Setup | t <sub>CWS</sub> |   | 9,10,11             | All            | 0              |                 | ns       |
| _____ _____<br>CSMSB or CSLSB<br>_____ to<br>WR Hold  | t <sub>CWH</sub> |   | 9,10,11             | All            | 0              |                 | ns       |
| _____ _____<br>LDAC to WR Setup                       | t <sub>LWS</sub> |   | 9,10,11             | All            | 0              |                 | ns       |
| _____ _____<br>LDAC to WR Hold                        | t <sub>LWH</sub> |   | 9,10,11             | All            | 0              |                 | ns       |
| _____ _____<br>WR Pulse Width                         | t <sub>WR</sub>  |   | 9,10,11             | All            | 120            |                 | ns       |
| <b>POWER SUPPLY</b>                                   |                  |   |                     |                |                |                 |          |
| V <sub>DD</sub> Range<br>NOTE 5                       | V <sub>DD</sub>  | V <sub>DD</sub> =+12V or +15V<br>V <sub>DD</sub> =+5V   | 1,2,3               | All            | +11.4<br>+4.75 | +15.75<br>+5.25 | V        |
| I <sub>DD</sub> Range                                 | I <sub>DD</sub>  | All digital inputs at V <sub>IL</sub> or V <sub>IH</sub><br>V <sub>DD</sub> =+12V or +15V<br>V <sub>DD</sub> =+5V | 1,2,3               | All            |                | 3<br>2          | mA       |
|   |                  | All digital inputs at 0V or V <sub>DD</sub><br>V <sub>DD</sub> =+12V or +15V<br>V <sub>DD</sub> =+5V              | 1,2,3               | All            |                | 1<br>300        | mA<br>μA |

NOTE 1: V<sub>DD</sub>=+5V, +12V or +15V; V<sub>OUT1</sub>=AGND=DGND=0V; V<sub>REF</sub>=+10V, unless otherwise noted.

NOTE 2: Characteristics supplied for use as a typical design limit but not production tested.

NOTE 3: Feedthrough can be further reduced by connecting the metal lid to DGND on the ceramic package.

NOTE 4: Timing shown in commercial datasheet, Figure 5.

NOTE 5: Specifications are guaranteed over these ranges.

|       |                               |           |        |
|-------|-------------------------------|-----------|--------|
| ----- | Electrical Characteristics of | 19-1723   | Rev. A |
|       | MX7548/883B                   | Page 4 of | 7      |

**TERMINAL CONNECTIONS:**

|    |                             |    |                            |
|----|-----------------------------|----|----------------------------|
|    | MX7548                      |    |                            |
|    | J20 & L20                   |    | J20 & L20                  |
| 1  | I <sub>OUT</sub>            | 11 | DB3                        |
| 2  | AGND                        | 12 | DB2                        |
| 3  | DGND                        | 13 | DB1                        |
| 4  | <u>          </u><br>CSMSB  | 14 | DB0(LSB)                   |
| 5  | <u>          </u><br>DF/DOR | 15 | <u>          </u><br>LDAC  |
| 6  | CTRL                        | 16 | <u>          </u><br>CSLSB |
| 7  | (MSB)DB7                    | 17 | <u>          </u><br>WR    |
| 8  | DB6                         | 18 | V <sub>DD</sub>            |
| 9  | DB5                         | 19 | VREF                       |
| 10 | DB4                         | 20 | R <sub>FB</sub>            |

**ORDERING INFORMATION:**

|    |     |               |
|----|-----|---------------|
| 01 | J20 | MX7548SQ/883B |
| 01 | L20 | MX7548SE/883B |
| 02 | J20 | MX7548TQ/883B |
| 02 | L20 | MX7548TE/883B |

|       |                               |           |        |
|-------|-------------------------------|-----------|--------|
| ----- | Electrical Characteristics of | 19-1723   | Rev. A |
|       | MX7548/883B                   | Page 5 of | 7      |

**QUALITY ASSURANCE**

Sampling and inspection procedures shall be in accordance with Mil-Prf-38535, Appendix A as Specified in Mil-Std-883.

Screening shall be in accordance with Method 5004 of Mil-Std-883. Burn-in test Method 1015:

1. Test Condition, A, B, C, or D.
2.  $T_A = +125^{\circ}\text{C}$ , minimum.
3. Interim and final electrical test requirements shall be specified in Table 2.

Quality conformance inspection shall be in accordance with Method 5005 of Mil-Std-883, Including Groups A, B, C, and D inspection.

Group A inspection:

1. Tests as specified in Table 2.
2. Selected subgroups in Table 1, Method 5005 of Mil-Std-883 shall be omitted.

Group C and D inspections:

- a. End-point electrical parameters shall be specified in Table 1.
- b. Steady-state life test, Method 1005 of Mil-Std-883.
  1. Test condition A, B, C, D.
  2.  $T_A = +125^{\circ}\text{C}$ , minimum.
  3. Test duration, 1000 hours, except as permitted by Method 1005 of Mil-Std-883.

**TABLE 2. ELECTRICAL TEST REQUIREMENTS**

| Mil-Std-883 Test Requirements                                | Subgroups<br>Per Method 5005, Table 1 |
|--|---------------------------------------|
| Interim Electric Parameters<br>Method 5004                   | 1                                     |
| Final Electrical Parameters<br>Method 5005                   | 1*, 2, 3                              |
| Group A Test Requirements<br>Method 5005                     | 1, 2, 3, 4, 5, 6**, 9, 10, 11         |
| Group C and D End-Point Electrical Parameters<br>Method 5005 | 1                                     |

\* PDA applies to Subgroup 1 only.

\*\* Subgroup 4, 5, 6 shall be tested at initial qualification and upon redesign.  
Sample size will be 116 units.

|       |                               |           |        |
|-------|-------------------------------|-----------|--------|
| ----- | Electrical Characteristics of | 19-1723   | Rev. A |
|       | MX7548/883B                   | Page 6 of | 7      |

