

SCOPE: CMOS MICROPROCESSOR-COMPATIBLE, 8-BIT ADC

<u>Device Type</u>	<u>Generic Number</u>
01	MAX160M(x)/883B

Case Outline(s). The case outlines shall be designated in Mil-Std-1835 and as follows:

<u>Outline Letter</u>	<u>Mil-Std-1835</u>	<u>Case Outline</u>	<u>Package Code</u>
JN	GDIP1-T18 or CDIP2-T18	18 LEAD CERDIP	J18
LP	CQCC1-N20	20 Leadless Carrier	LCC

Absolute Maximum Ratings

V _{DD} to AGND	0V to +7V
V _{DD} to DGND.....	0V to +7V
AGND to DGND	-0.3V to V _{DD}
Clock Input Voltage to DGND	-0.3V to V _{DD}
Digital Input Voltage to DGND	-0.3V to V _{DD}
Digital Output Voltage to DGND	-0.3V to V _{DD}
V _{REF}	-20V, +20V
V _{BOFS}	-20V, +20V
V _{AINS}	-20V, +20V
Lead Temperature (soldering, 10 seconds)	+300°C
Storage Temperature	-65°C to +150°C
Continuous Power Dissipation	T _A =+70°C
18 pin CERDIP(derate 10.5mW/°C above +70°C)	842mW
20 pin LCC(derate 9.1mW/°C above +70°C)	727mW
Junction Temperature T _J	+150°C
Thermal Resistance, Junction to Case, Θ _{JC}	
18 pin CERDIP.....	45°C/W
20 pin LCC	20°C/W
Thermal Resistance, Junction to Ambient, Θ _{JA} :	
18 pin CERDIP.....	95°C/W
20 pin LCC	110°C/W

Recommended Operating Conditions

Ambient Operating Range (T _A)	-55°C to +125°C
Supply Voltage Range, V _{DD}	+5V
Reference Voltage, V _{REF}	-10V
Ground	AGND=DGND=0V
Clock Resistance	150k
Clock Capacitance, C _{CLK}	100pF

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TABLE 1. ELECTRICAL TESTS:

TEST	Symbol	CONDITIONS	Group A Subgroup	Device type	Limits Min	Limits Max	Units
		-55 °C <=T _A <= +125°C 1/ Unless otherwise specified					
Resolution	RES	NOTE 5		All	8		Bits
Relative Accuracy	RA	External clock frequency 2.0MHz	1,2,3	All	-0.5	0.5	LSB
Differential Nonlinearity	DNL	External clock frequency 2.0MHz	1,2,3	All	-0.75	+0.75	LSB
Gain Error	AE	Gain error is measured after calibrating out offset error. External clock frequency 2.0MHz	1 2,3	All	-3.0 -4.5	+3.0 +4.5	LSB
Offset Error	V _{OS}	External clock frequency 2.0MHz	1 2,3	All	-20 -30	+20 +30	mV
Resistance mismatch between B _{OFS} and A _{IN}	RM		1,2,3	All	-1.5	+1.5	%
Input Resistance	R _{IN}	At V _{REF} At B _{OFS} At A _{IN}	1,2,3	All	5 10 10	15 30 30	kΩ
Digital Input High Level Voltage	V _{IH}	— — RD, CS	1,2,3	All	2.4		V
Digital Input Low Level Voltage	V _{IL}	— — RD, CS	1,2,3	All		0.8	V
Digital Input Current	I _{IN}	V _{IN} =0V or V _{DD}	1 2,3	All	-1.0 -10	+1.0 +10	μA
Digital Input Capacitance	C _{ID}	NOTE 2	4	All		7.0	pF
Clock Input High Voltage	V _{IH}		1,2,3	All	3.0		V
Clock Input Low Voltage	V _{IL}		1,2,3	All		0.8	V
Clock Input High Current	I _{IH}		1 2,3	All	-2.0 -3.0	+2.0 +3.0	mA
Clock Input Low Current	I _{IL}		1 2,3	All	-1.0 -10	+1.0 +10	mA
Digital Output High Level Voltage	V _{OH}	I _{SOURCE} =200μA	1,2,3	All	4.0		V
Digital Output Low Level Voltage	V _{OL}	I _{SINK} =1.6mA	1,2,3	All		0.4	V
Floating State Leakage Current (D7-D0)	I _{LKG}	V _{OUT} =0V or V _{DD}	1 2,3	All	-1.0 -10	+1.0 +10	μA
Floating State Output Capacitance (D7-D0)	C _{OUT}	NOTE 2	4	All		7.0	pF
Supply Current	I _{DD}	A _{IN} =0V, ———— BUSY and RD=High	1,2,3	All		5.0	mA
— CS Pulse Width	t _{CS}	NOTE 2	9	All	150		ns
— RD to CS Setup Time	t _{WSCS}	NOTE 2	9	All	0		ns
— CS to BUSY Propagation Delay	t _{CBPD}	——— BUSY Load=100pF	9,10,11	All		130	ns
		——— BUSY Load=20pF				150	
——— BUSY to RD Setup Time	t _{BSR}		9,10,11	All	0		ns
——— BUSY to CS Setup Time	t _{BSCS}		9,10,11	All	0		ns

TEST	Symbol	CONDITIONS		Group A Subgroup	Device type	Limits Min	Limits Max	Units
		-55 °C ≤ T _A ≤ +125°C <u>1</u> / Unless otherwise specified						
Data Valid Access Time	t _{RAD}	D0-D7, Load=100pF		9,10,11	All		140	ns
Data Valid Hold Time	t _{RHD}			9,10,11	All		180	ns
$\overline{\text{CS}}$ to RD Hold time	t _{RHS}			9,10,11	All		500	ns
Reset Time Requirement	t _{RESET}			9,10,11	All	1.5		μs
RD to BUSY	t _{WBPD}	BUSY Load =20pF	NOTE 4	9,10,11	All		1.2	μs
Conversion Time	t _{CONVERT}	Ext CLK 2MHz	NOTE 5		All	4.0		μs
Conversion Time Using Internal Clock	t _{CONVERT}	R _{CLK} =22kΩ		9,10,11	All	4.0	6.0	μs

NOTE 1: V_{DD}=+5.0V, V_{REF}=-10.0V. Unipolar Configuration, Slow Memory Mode using External Clock
t_{CLK}=2.0MHz, R_{CLK}=22kΩ. C_{CLK}=100pF.

NOTE 2: Guaranteed at 25°C, if not tested to the limits specified in Table 1.

NOTE 3: Guaranteed by functional pattern testing in external clock RAM, ROM, and SLOW modes.

NOTE 4: Static RAM interface mode.

NOTE 5: $\overline{\text{RD}}$ Guaranteed over the full temperature range.

NOTE 6: If RD goes low to high, the ADC is internally reset, regardless of the state of CS or BUSY.

TRUTH TABLE FOR STATIC RAM MODE:

INPUTS	INPUTS	OUTPUTS	OUTPUTS	
$\overline{\text{CS}}$	$\overline{\text{RD}}$	$\overline{\text{BUSY}}$	DB7-DB0	OPERATION
L	H	H	HI-Z	Write Cycle (Start Convert)
L	↓	H	HI-Z to DATA	Read Cycle (Data Read)
L	↑	H	DATA to HI-Z	Reset Converter
H	X(Note 6)	X	HI-Z	Not Selected
L	H	L	HI-Z	No Effect (Converter Busy)
L	↓	L	HI-Z	No Effect (Converter Busy)
L	↑	L	HI-Z	Not Allowed, Conversion Error

TERMINAL CONNECTIONS:

	18 PIN CERDIP	20 LCC		18PIN CERDIP	20 LCC
1	V _{DD}	NC	11	DB2	NC
2	V _{REF}	V _{DD}	12	DB1	DB3
3	B _{OFS}	V _{REF}	13	DB0(LSB)	DB2
4	A _{IN}	B _{OFS}	14	$\overline{\text{BUSY}}$	DB1
5	AGND	A _{IN}	15	$\overline{\text{RD}}$	DB0(LSB)
6	DB7(MSB)	AGND	16	$\overline{\text{CS}}$	$\overline{\text{BUSY}}$
7	DB6	DB7(MSB)	17	CLK	$\overline{\text{RD}}$
8	DB5	DB6	18	DGND	$\overline{\text{CS}}$
9	DB4	DB5	19		CLK
10	DB3	DB4	20		DGND

Package	ORDERING INFORMATION:
18 pin CERDIP	MAX160MJN/883B
20 pin LCC	MAX160MLP/883B

QUALITY ASSURANCE

Sampling and inspection procedures shall be in accordance with MIL-Prf-38535, Appendix A as specified in Mil-Std-883.

Screening shall be in accordance with Method 5004 of Mil-Std-883. Burn-in test Method 1015:

1. Test Condition, A, B, C, or D.
2. TA = +125°C minimum.
3. Interim and final electrical test requirements shall be specified in Table 2.

Quality conformance inspection shall be in accordance with Method 5005 of Mil-Std-883, including Groups A, B, C, and D inspection.

Group A inspection:

1. Tests as specified in Table 2.
2. Selected subgroups in Table 1, Method 5005 of Mil-Std-883 shall be omitted.

Group C and D inspections:

- a. End-point electrical parameters shall be specified in Table 1.
- b. Steady-state life test, Method 1005 of Mil-Std-883:
 1. Test condition A, B, C, D.
 2. TA = +125°C, minimum.
 3. Test duration, 1000 hours, except as permitted by Method 1005 of Mil-Std-883.

TABLE 2. ELECTRICAL TEST REQUIREMENTS

Mil-Std-883 Test Requirements	Subgroups per Method 5005, Table 1
Interim Electric Parameters Method 5004	1
Final Electrical Parameters Method 5005	1*, 2, 3, 9, 10**, 11**
Group A Test Requirements Method 5005	1, 2, 3, 9, 10**, 11**
Group C and D End-Point Electrical Parameters Method 5005	1

* PDA applies to Subgroup 1 only.

** Subgroups 10 and 11, if not tested shall be guaranteed to the limits specified in Table 1.