
20V, 500mA, Ultralow Noise, Ultrahigh PSRR Linear Regulator

FEATURES

- **Ultralow RMS Noise: 0.8 μ V_{RMS} (10Hz to 100kHz)**
- **Ultralow Spot Noise: 2nV/ \sqrt Hz at 10kHz**
- **Ultrahigh PSRR: 76dB at 1MHz**
- **Output Current: 500mA**
- **Wide Input Voltage Range: 1.8V to 20V**
- **Single Capacitor Improves Noise and PSRR**
- **100 μ A SET Pin Current: \pm 1% Initial Accuracy**
- Single Resistor Programs Output Voltage
- High Bandwidth: 1MHz
- Programmable Current Limit
- Low Dropout Voltage: 260mV
- Output Voltage Range: 0V to 15V
- Programmable Power Good
- Fast Start-Up Capability
- Precision Enable/UVLO
- Parallelable for Lower Noise and Higher Current
- Internal Current Limit with Foldback
- Minimum Output Capacitor: 10 μ F Ceramic
- Reverse-Battery and Reverse-Current Protection

DESCRIPTION


The **LT[®]3045** is a high performance low dropout linear regulator featuring ADI's ultralow noise and ultrahigh PSRR architecture for powering noise sensitive applications. Designed as a precision current reference followed by a high performance voltage buffer, the LT3045 can be easily paralleled to further reduce noise, increase output current and spread heat on the PCB.

The device supplies 500mA at a typical 260mV dropout voltage. Operating quiescent current is nominally 2.2mA and drops to \ll 1 μ A in shutdown. The LT3045's wide output voltage range (0V to 15V) while maintaining unity-gain operation provides virtually constant output noise, PSRR, bandwidth and load regulation, independent of the programmed output voltage. Additionally, the regulator features programmable current limit, fast start-up capability and programmable power good to indicate output voltage regulation.

The LT3045 is stable with a minimum 10 μ F ceramic output capacitor. Built-in protection includes reverse-battery protection, reverse-current protection, internal current limit with foldback and thermal limit with hysteresis.

All registered trademarks and trademarks are the property of their respective owners.

PAD LAYOUT/LABELS



DIE CROSS REFERENCE

FINISHED PART NUMBER	ORDER DICE PART NUMBER
LT3045	LT3045 DICE
LT3045	LT3045 DWF

Table 1. Die Physical Characteristics

PARAMETER	VALUE	UNITS
Die Dimensions	2311.4 x 1574.8	μm
Die Thickness	8	mils
Bond Pad Opening Size	80 x 80	μm
Top Metal Composition	AlSiCu	
Backside Metal	Gold	
Backside Potential	Ground	

DIE PAD DESCRIPTIONS

Die center is the reference location 0.0 μm x 0.0 μm . Pad coordinates are to the center of each pad. Die edges may contain cosmetic damage from the die separation process. These are not considered a reliability issue.

Table 2. Pad Name/Function Description/Pad Coordinates

PAD LABEL	DESCRIPTION	X-Pos (μm)	Y-Pos (μm)
—	Center of Die	0.0	0.0
ILIM	Current Limit Programming Pin	-607.5	-369.0
PG	Power Good	-637.5	-206.5
EN/UV	Enable/UVLO	-660.0	-86.0
IN1	Regulator Power Supply Pin	-86.5	807.0
IN2	Regulator Power Supply Pin	-86.5	679.0
IN3	Regulator Power Supply Pin	-604.5	282.0
OUT2	Output	135.0	1008.0
OUT1	Output	135.0	478.0
OUTS	Output Sense	637.5	-82.5
GND	Ground	667.0	-287.0
GND	Ground	674.5	-423.5
SET	SET. Inverting Input of Error Amplifier	637.5	-548.5
PGFB	Power Good Feedback	637.5	-673.5

ELECTRICAL CHARACTERISTICS Specifications are at $T_A = 25^\circ\text{C}$.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Input Voltage Range		2		20	V
Minimum IN Pin Voltage (Note 2)	$I_{LOAD} = 500\text{mA}$, V_{IN} UVLO Rising V_{IN} UVLO Hysteresis		1.78 75	2	V mV
Output Voltage Range	$V_{IN} > V_{OUT}$	0		15	V
SET Pin Current (I_{SET})	$V_{IN} = 2\text{V}$, $I_{LOAD} = 1\text{mA}$, $V_{OUT} = 1.3\text{V}$ $2\text{V} < V_{IN} < 20\text{V}$, $0\text{V} < V_{OUT} < 15\text{V}$, $1\text{mA} < I_{LOAD} < 500\text{mA}$ (Note 3)	99	100 100	101	μA μA
Fast Start-Up Set Pin Current	$V_{PGFB} = 289\text{mV}$, $V_{IN} = 2.8\text{V}$, $V_{SET} = 1.3\text{V}$		2		mA
Output Offset Voltage V_{OS} ($V_{OUT} - V_{SET}$) (Note 4)	$V_{IN} = 10\text{V}$, $I_{LOAD} = 1\text{mA}$, $V_{OUT} = 1.3\text{V}$	-1		1	mV
Load Regulation: ΔI_{SET}	$I_{LOAD} = 1\text{mA}$ to 500mA , $V_{IN} = 2\text{V}$, $V_{OUT} = 1.3\text{V}$		3		nA
Load Regulation: ΔV_{OS}	$I_{LOAD} = 1\text{mA}$ to 500mA , $V_{IN} = 2\text{V}$, $V_{OUT} = 1.3\text{V}$ (Note 4)		0.1		mV
Dropout Voltage	$I_{LOAD} = 1\text{mA}$, 50mA		220		mV
	$I_{LOAD} = 300\text{mA}$ (Note 5)		220		mV
	$I_{LOAD} = 500\text{mA}$ (Note 5)		260		mV
GND Pin Current $V_{IN} = V_{OUT(NOMINAL)}$ (Note 6)	$I_{LOAD} = 10\mu\text{A}$		2.2		mA
	$I_{LOAD} = 1\text{mA}$		2.4	4	mA
	$I_{LOAD} = 50\text{mA}$		3.5	5.5	mA
	$I_{LOAD} = 100\text{mA}$		4.3		mA
	$I_{LOAD} = 500\text{mA}$		15		mA
Output Noise Spectral Density (Notes 4, 8)	$I_{LOAD} = 500\text{mA}$, Frequency = 10Hz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$, $V_{OUT} = 3.3\text{V}$		500		$\text{nV}/\sqrt{\text{Hz}}$
	$I_{LOAD} = 500\text{mA}$, Frequency = 10Hz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 4.7\mu\text{F}$, $1.3\text{V} \leq V_{OUT} \leq 15\text{V}$		70		$\text{nV}/\sqrt{\text{Hz}}$
	$I_{LOAD} = 500\text{mA}$, Frequency = 10kHz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$, $1.3\text{V} \leq V_{OUT} \leq 15\text{V}$		2		$\text{nV}/\sqrt{\text{Hz}}$
	$I_{LOAD} = 500\text{mA}$, Frequency = 10kHz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$, $0\text{V} \leq V_{OUT} < 1.3\text{V}$		5		$\text{nV}/\sqrt{\text{Hz}}$
Output RMS Noise (Notes 4, 8)	$I_{LOAD} = 500\text{mA}$, $\text{BW} = 10\text{Hz}$ to 100kHz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$, $V_{OUT} = 3.3\text{V}$		2.5		μV_{RMS}
	$I_{LOAD} = 500\text{mA}$, $\text{BW} = 10\text{Hz}$ to 100kHz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 4.7\mu\text{F}$, $1.3\text{V} \leq V_{OUT} \leq 15\text{V}$		0.8		μV_{RMS}
	$I_{LOAD} = 500\text{mA}$, $\text{BW} = 10\text{Hz}$ to 100kHz , $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 4.7\mu\text{F}$, $0\text{V} \leq V_{OUT} < 1.3\text{V}$		1.8		μV_{RMS}
Ripple Rejection $1.3\text{V} \leq V_{OUT} \leq 15\text{V}$ $V_{IN} - V_{OUT} = 2\text{V}$ (Avg) (Notes 4, 8)	$V_{RIPPLE} = 500\text{mV}_{P-P}$, $f_{RIPPLE} = 120\text{Hz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 4.7\mu\text{F}$		117		dB
	$V_{RIPPLE} = 150\text{mV}_{P-P}$, $f_{RIPPLE} = 10\text{kHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$		90		dB
	$V_{RIPPLE} = 150\text{mV}_{P-P}$, $f_{RIPPLE} = 100\text{kHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$		77		dB
	$V_{RIPPLE} = 150\text{mV}_{P-P}$, $f_{RIPPLE} = 1\text{MHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$		76		dB
	$V_{RIPPLE} = 80\text{mV}_{P-P}$, $f_{RIPPLE} = 10\text{MHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$		53		dB
Ripple Rejection $0\text{V} \leq V_{OUT} < 1.3\text{V}$ $V_{IN} - V_{OUT} = 2\text{V}$ (Avg) (Notes 4, 8)	$V_{RIPPLE} = 500\text{mV}_{P-P}$, $f_{RIPPLE} = 120\text{Hz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$		104		dB
	$V_{RIPPLE} = 50\text{mV}_{P-P}$, $f_{RIPPLE} = 10\text{kHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$		85		dB
	$V_{RIPPLE} = 50\text{mV}_{P-P}$, $f_{RIPPLE} = 100\text{kHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$		72		dB
	$V_{RIPPLE} = 50\text{mV}_{P-P}$, $f_{RIPPLE} = 1\text{MHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$		64		dB
	$V_{RIPPLE} = 50\text{mV}_{P-P}$, $f_{RIPPLE} = 10\text{MHz}$, $I_{LOAD} = 500\text{mA}$, $C_{OUT} = 10\mu\text{F}$, $C_{SET} = 0.47\mu\text{F}$		54		dB
EN/UV Pin Threshold	EN/UV Trip Point Rising (Turn-On), $V_{IN} = 2\text{V}$	1.18	1.24	1.32	V
EN/UV Pin Hysteresis	EN/UV Trip Point Hysteresis, $V_{IN} = 2\text{V}$		130		mV
EN/UV Pin Current	$V_{EN/UV} = 1.24\text{V}$, $V_{IN} = 20\text{V}$		0.03		μA
Quiescent Current in Shutdown ($V_{EN/UV} = 0\text{V}$)	$V_{IN} = 6\text{V}$		0.3		μA
Internal Current Limit (Note 12)	$V_{IN} = 2\text{V}$, $V_{OUT} = 0\text{V}$		710		mA
	$V_{IN} = 12\text{V}$, $V_{OUT} = 0\text{V}$		700		mA
	$V_{IN} = 20\text{V}$, $V_{OUT} = 0\text{V}$		330		mA
Programmable Current Limit	Programming Scale Factor: $2\text{V} < V_{IN} < 20\text{V}$ (Note 11)		150		$\text{mA} \cdot \text{k}\Omega$
	$V_{IN} = 2\text{V}$, $V_{OUT} = 0\text{V}$, $R_{ILIM} = 300\Omega$		500		mA
	$V_{IN} = 2\text{V}$, $V_{OUT} = 0\text{V}$, $R_{ILIM} = 1.5\text{k}\Omega$		100		mA

ELECTRICAL CHARACTERISTICS specifications are at $T_A = 25^\circ\text{C}$.

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
PGFB Trip Point	PGFB Trip Point Rising		300		mV
PGFB Hysteresis	PGFB Trip Point Hysteresis		7		mV
PGFB Pin Current	$V_{IN} = 2\text{V}$, $V_{PGFB} = 300\text{mV}$		25		nA
PG Output Low Voltage	$I_{PG} = 100\mu\text{A}$		30		mV
Reverse Output Current	$V_{IN} = 0$, $V_{OUT} = 5\text{V}$, SET = Open		14		μA
Minimum Load Required (Note 13)	$V_{OUT} < 1\text{V}$	10			μA
Thermal Shutdown	T_J Rising Hysteresis		165 8		$^\circ\text{C}$ $^\circ\text{C}$
Start-Up Time	$V_{OUT(NOM)} = 5\text{V}$, $I_{LOAD} = 500\text{mA}$, $C_{SET} = 0.47\mu\text{F}$, $V_{IN} = 6\text{V}$, $V_{PGFB} = 6\text{V}$ $V_{OUT(NOM)} = 5\text{V}$, $I_{LOAD} = 500\text{mA}$, $C_{SET} = 4.7\mu\text{F}$, $V_{IN} = 6\text{V}$, $V_{PGFB} = 6\text{V}$ $V_{OUT(NOM)} = 5\text{V}$, $I_{LOAD} = 500\text{mA}$, $C_{SET} = 4.7\mu\text{F}$, $V_{IN} = 6\text{V}$, $R_{PG1} = 50\text{k}\Omega$, $R_{PG2} = 700\text{k}\Omega$ (with Fast Start-Up to 90% of V_{OUT})		55 550 10		ms ms ms

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The EN/UV pin threshold must be met to ensure device operation.

Note 3: Maximum junction temperature limits operating conditions. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current, especially due to the internal current limit foldback which starts to decrease current limit at $V_{IN} - V_{OUT} > 12\text{V}$. If operating at maximum output current, limit the input voltage range. If operating at the maximum input voltage, limit the output current range.

Note 4: OUTS ties directly to OUT.

Note 5: Dropout voltage is the minimum input-to-output differential voltage needed to maintain regulation at a specified output current. The dropout voltage is measured when output is 1% out of regulation. This definition results in a higher dropout voltage compared to hard dropout — which is measured when $V_{IN} = V_{OUT(NOMINAL)}$. For lower output voltages, below 1.5V, dropout voltage is limited by the minimum input voltage specification. Please consult the Typical Performance Characteristics for curves of dropout voltage as a function of output load current and temperature measured in a typical application circuit.

Note 6: GND pin current is tested with $V_{IN} = V_{OUT(NOMINAL)}$ and a current source load. Therefore, the device is tested while operating in dropout. This is the worst-case GND pin current. GND pin current decreases at higher input voltages. Note that GND pin current does not include SET pin or ILIM pin current but Quiescent current does include them.

Note 7: SET and OUTS pins are clamped using diodes and two 25Ω series resistors. For less than 5ms transients, this clamp circuitry can carry more than the rated current. Refer to Applications Information for more information.

Note 8: Adding a capacitor across the SET pin resistor decreases output voltage noise. Adding this capacitor bypasses the SET pin resistor's thermal noise as well as the reference current's noise. The output noise then equals the error amplifier noise. Use of a SET pin bypass capacitor also increases start-up time.

Note 9: The LT3045 is tested and specified under pulsed load conditions such that $T_J \approx T_A$. The LT3045E is 100% tested at 25°C . High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C .

Note 10: Parasitic diodes exist internally between the ILIM, PG, PGFB, SET, OUTS, and OUT pins and the GND pin. Do not drive these pins more than 0.3V below the GND pin during a fault condition. These pins must remain at a voltage more positive than GND during normal operation.

Note 11: The current limit programming scale factor is specified while the internal backup current limit is not active. Note that the internal current limit has foldback protection for $V_{IN} - V_{OUT}$ differentials greater than 12V.

Note 12: The internal back-up current limit circuitry incorporates foldback protection that decreases current limit for $V_{IN} - V_{OUT} > 12\text{V}$. Some level of output current is provided at all $V_{IN} - V_{OUT}$ differential voltages. Consult the Typical Performance Characteristics graph for current limit vs $V_{IN} - V_{OUT}$.

Note 13: For output voltages less than 1V, the LT3045 requires a $10\mu\text{A}$ minimum load current for stability.

Note 14: Maximum OUT-to-OUTS differential is guaranteed by design.

ABSOLUTE MAXIMUM RATINGS

(Note 1)

IN Pin Voltage	±22V	OUTS Pin Voltage (Note 10)	-0.3V, 16V
EN/UV Pin Voltage	±22V	OUTS Pin Current (Note 7)	±20mA
IN-to-EN/UV Differential.....	±22V	OUT Pin Voltage (Note 10)	-0.3V, 16V
PG Pin Voltage (Note 10)	-0.3V, 22V	OUT-to-OUTS Differential (Note 14)	±1.2V
ILIM Pin Voltage (Note 10).....	-0.3V, 1V	IN-to-OUT Differential	±22V
PGFB Pin Voltage (Note 10)	-0.3V, 22V	IN-to-OUTS Differential.....	±22V
SET Pin Voltage (Note 10).....	-0.3V, 16V	Output Short-Circuit Duration	Indefinite
SET Pin Current (Note 7)	±20mA	Operating Junction Temperature Range (Note 9)	

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.