

3.0 kV RMS 5-Channel Digital Isolators

FEATURES

- ▶ High common-mode transient immunity: 100 kV/ μ s
- ▶ High robustness to radiated and conducted noise
- ▶ Low propagation delay
 - ▶ 13 ns maximum for 5 V operation
 - ▶ 15 ns maximum for 1.8 V operation
- ▶ 150 Mbps maximum guaranteed data rate
- ▶ **Safety and regulatory approvals** (pending)
 - ▶ UL 1577
 - ▶ $V_{ISO} = 3000$ V rms for 1 minute
 - ▶ IEC / CSA 62368-1
 - ▶ IEC / CSA 60601-1
 - ▶ IEC / CSA 61010-1
 - ▶ CQC GB 4943.1
 - ▶ DIN EN IEC 60747-17 (VDE 0884-17)
 - ▶ $V_{IORM} = 565$ V peak
- ▶ Low dynamic power consumption
- ▶ 1.8 V to 5 V level translation
- ▶ High temperature operation: 125°C
- ▶ Fail-safe high or low options
- ▶ **16-lead, RoHS compliant**, narrow-body SOIC package

APPLICATIONS

- ▶ General-purpose multichannel isolation
- ▶ Serial peripheral interface (SPI)/data converter isolation
- ▶ Industrial field bus isolation

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. ADuM150N Functional Block Diagram




Figure 2. ADuM151N Functional Block Diagram




Figure 3. ADuM152N Functional Block Diagram

TABLE OF CONTENTS

Features.....	1	ESD Caution.....	14
Applications.....	1	Maximum Continuous Working Voltage.....	14
Functional Block Diagrams.....	1	Truth Table.....	14
General Description.....	3	Pin Configurations and Function Descriptions.....	15
Specifications.....	4	Typical Performance Characteristics.....	17
Electrical Characteristics—5 V Operation.....	4	Theory of Operation.....	19
Electrical Characteristics—3.3 V Operation.....	5	Applications Information.....	20
Electrical Characteristics—2.5 V Operation.....	7	PCB Layout.....	20
Electrical Characteristics—1.8 V Operation.....	9	Propagation Delay Related Parameters.....	20
Insulation and Safety Related Specifications... ..	11	Jitter Measurement.....	20
Package Characteristics.....	11	Insulation Lifetime.....	20
Regulatory Information.....	11	Outline Dimensions.....	21
DIN EN IEC 60747-17 (VDE 0884-17)		Ordering Guide.....	21
Insulation Characteristics.....	12	Number of Inputs, Withstand Voltage	
Recommended Operating Conditions.....	13	Rating, and Fail-Safe Output State Options... ..	21
Absolute Maximum Ratings.....	14	Evaluation Boards.....	21

REVISION HISTORY**2/2025—Rev. A to Rev. B**

Changes to Features Section.....	1
Changes to Table 9.....	11
Changes to Regulatory Information Section and Table 11.....	11
Changed DIN V VDE V 0884-10 (VDE V 0884-10) Insulation Characteristics Section to DIN EN IEC 60747-17 (VDE 0884-17) Insulation Characteristics Section.....	12
Changes to Table 12.....	12
Changes to Table 15.....	14
Changes to Insulation Lifetime Section.....	20
Deleted Surface Tracking Section.....	20
Deleted Insulation Wear Out Section.....	20
Deleted Calculation and Use of Parameters Example Section and Figure 21; Renumbered Sequentially... ..	20
Added Number of Inputs, Withstand Voltage Rating, and Fail-Safe Output State Options.....	21

GENERAL DESCRIPTION

The ADuM150N/ADuM151N/ADuM152N¹ are 5-channel digital isolators based on Analog Devices, Inc., iCoupler® technology. Combining high speed, complementary metal-oxide semiconductor (CMOS) and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives such as optocoupler devices and other integrated couplers. The maximum propagation delay is 13 ns with a pulse width distortion of less than 4.5 ns at 5 V operation. Channel to channel matching of propagation delay is tight at 4.0 ns maximum.

The ADuM150N/ADuM151N/ADuM152N data channels are independent and are available in a variety of configurations with a

withstand voltage rating of 3.0 kV rms (see the [Ordering Guide](#)). The devices operate with the supply voltage on either side ranging from 1.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling voltage translation functionality across the isolation barrier.

Unlike other optocoupler alternatives, dc correctness is ensured in the absence of input logic transitions. Two different fail-safe options are available by which the outputs transition to a predetermined state when the input power supply is not applied.

¹ Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.

SPECIFICATIONS**ELECTRICAL CHARACTERISTICS—5 V OPERATION**

All typical specifications are at $T_A = 25^\circ\text{C}$, $V_{DD1} = V_{DD2} = 5\text{ V}$. Minimum/maximum specifications apply over the entire recommended operation range of $4.5\text{ V} \leq V_{DD1} \leq 5.5\text{ V}$, $4.5\text{ V} \leq V_{DD2} \leq 5.5\text{ V}$, and $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15\text{ pF}$ and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 1.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	6.6			ns	Within pulse width distortion (PWD) limit
Data Rate ¹		150			Mbps	Within PWD limit
Propagation Delay	t_{PHL}, t_{PLH}	4.8	7.2	13	ns	50% input to 50% output
Pulse Width Distortion	PWD		0.5	4.5	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			1.5		ps/ $^\circ\text{C}$	
Propagation Delay Skew	t_{PSK}			6.1	ns	Between any two units at the same temperature, voltage, and load
Channel Matching						
Codirectional	t_{PSKCD}		0.5	4.0	ns	
Opposing Direction	t_{PSKOD}		0.5	4.5	ns	
Jitter			490		ps p-p	See the Jitter Measurement section
			70		ps rms	See the Jitter Measurement section
DC SPECIFICATIONS						
Input Threshold Voltage						
Logic High	V_{IH}	$0.7 \times V_{DDx}$			V	
Logic Low	V_{IL}	$0.3 \times V_{DDx}$			V	
Output Voltage						
Logic High	V_{OH}	$V_{DDx} - 0.1$	V_{DDx}		V	$I_{Ox}^2 = -20\text{ }\mu\text{A}$, $V_{Ix} = V_{IxH}^3$
		$V_{DDx} - 0.4$	$V_{DDx} - 0.2$		V	$I_{Ox}^2 = -4\text{ mA}$, $V_{Ix} = V_{IxH}^3$
Logic Low	V_{OL}	0.0	0.1		V	$I_{Ox}^2 = 20\text{ }\mu\text{A}$, $V_{Ix} = V_{IxL}^4$
		0.2	0.4		V	$I_{Ox}^2 = 4\text{ mA}$, $V_{Ix} = V_{IxL}^4$
Input Current per Channel	I_I	-10	+0.01	+10	μA	$0\text{ V} \leq V_{Ix} \leq V_{DDx}$
Quiescent Supply Current						
ADuM150N	$I_{DD1(Q)}$	2.54	3.70		mA	$V_I^5 = 0\text{ (N0), 1 (N1)}^6$
	$I_{DD2(Q)}$	3.34	4.56		mA	$V_I^5 = 0\text{ (N0), 1 (N1)}^6$
	$I_{DD1(Q)}$	16.8	27.5		mA	$V_I^5 = 1\text{ (N0), 0 (N1)}^6$
	$I_{DD2(Q)}$	3.57	4.90		mA	$V_I^5 = 1\text{ (N0), 0 (N1)}^6$
ADuM151N	$I_{DD1(Q)}$	2.79	4.09		mA	$V_I^5 = 0\text{ (N0), 1 (N1)}^6$
	$I_{DD2(Q)}$	3.20	4.22		mA	$V_I^5 = 0\text{ (N0), 1 (N1)}^6$
	$I_{DD1(Q)}$	14.2	23		mA	$V_I^5 = 1\text{ (N0), 0 (N1)}^6$
	$I_{DD2(Q)}$	7.08	11.1		mA	$V_I^5 = 1\text{ (N0), 0 (N1)}^6$
ADuM152N	$I_{DD1(Q)}$	2.91	4.11		mA	$V_I^5 = 0\text{ (N0), 1 (N1)}^6$
	$I_{DD2(Q)}$	2.95	4.15		mA	$V_I^5 = 0\text{ (N0), 1 (N1)}^6$
	$I_{DD1(Q)}$	11.1	19.5		mA	$V_I^5 = 1\text{ (N0), 0 (N1)}^6$
	$I_{DD2(Q)}$	10.5	16.7		mA	$V_I^5 = 1\text{ (N0), 0 (N1)}^6$
Dynamic Supply Current						Inputs switching, 50% duty cycle
Dynamic Input	$I_{DDI(D)}$	0.01			mA/Mbps	
Dynamic Output	$I_{DDO(D)}$	0.02			mA/Mbps	

SPECIFICATIONS**Table 1. (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Undervoltage Lockout	UVLO					
Positive V_{DDx} Threshold	V_{DDxUV+}		1.6		V	
Negative V_{DDx} Threshold	V_{DDxUV-}		1.5		V	
V_{DDx} Hysteresis	V_{DDxUVH}		0.1		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t_R/t_F		2.5		ns	10% to 90%
Common-Mode Transient Immunity ⁷	$ CM_H $	75	100		kV/ μ s	$V_{lx} = V_{DDx}$, $V_{CM} = 1000$ V, transient magnitude = 800 V
	$ CM_L $	75	100		kV/ μ s	$V_{lx} = 0$ V, $V_{CM} = 1000$ V, transient magnitude = 800 V

¹ 150 Mbps is the highest data rate that can be guaranteed, although higher data rates are possible.

² I_{ox} is the Channel x output current, where x = A, B, C, D, or E.

³ V_{lxH} is the input side logic high.

⁴ V_{lxL} is the input side logic low.

⁵ V_l is the voltage input.

⁶ N0 refers to the ADuM150N0/ADuM151N0/ADuM152N0 models. N1 refers to the ADuM150N1/ADuM151N1/ADuM152N1 models. See the [Ordering Guide](#) section.

⁷ $|CM_H|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V_O) > 0.8 V_{DDx} . $|CM_L|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining V_O > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 2. Total Supply Current vs. Data Throughput

Parameter	Symbol	1 Mbps			25 Mbps			100 Mbps			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
SUPPLY CURRENT											
ADuM150N											
Supply Current Side 1	I_{DD1}		9.63	14.6		10.9	17.1		16.0	24.0	mA
Supply Current Side 2	I_{DD2}		3.61	5.61		5.36	8.50		11.1	19.0	mA
ADuM151N											
Supply Current Side 1	I_{DD1}		8.51	13.7		9.85	16.1		15.0	23.3	mA
Supply Current Side 2	I_{DD2}		5.28	8.95		6.89	11.5		12.3	20.0	mA
ADuM152N											
Supply Current Side 1	I_{DD1}		7.08	11.6		8.56	13.9		13.7	20.4	mA
Supply Current Side 2	I_{DD2}		6.83	10.5		8.35	12.8		13.4	20.6	mA

ELECTRICAL CHARACTERISTICS—3.3 V OPERATION

All typical specifications are at $T_A = 25^\circ\text{C}$, $V_{DD1} = V_{DD2} = 3.3$ V. Minimum/maximum specifications apply over the entire recommended operation range: $3.0 \text{ V} \leq V_{DD1} \leq 3.6 \text{ V}$, $3.0 \text{ V} \leq V_{DD2} \leq 3.6 \text{ V}$, and $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15 \text{ pF}$ and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 3.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	6.6			ns	Within PWD limit
Data Rate ¹		150			Mbps	Within PWD limit
Propagation Delay	t_{PHL}, t_{PLH}	4.8	6.8	14	ns	50% input to 50% output
Pulse Width Distortion	PWD		0.7	4.5	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			1.5		ps/ $^\circ\text{C}$	

SPECIFICATIONS

Table 3. (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Propagation Delay Skew	t_{PSK}			7.5	ns	Between any two units at the same temperature, voltage, and load
Channel Matching						
Codirectional	t_{PSKCD}		0.7	4.0	ns	
Opposing Direction	t_{PSKOD}		0.7	4.5	ns	
Jitter			580		ps p-p	See the Jitter Measurement section
			120		ps rms	See the Jitter Measurement section
DC SPECIFICATIONS						
Input Threshold Voltage						
Logic High	V_{IH}	0.7 × V_{DDX}			V	
Logic Low	V_{IL}		0.3 × V_{DDX}		V	
Output Voltage						
Logic High	V_{OH}	$V_{DDX} - 0.1$	V_{DDX}		V	$I_{Ox}^2 = -20 \mu A, V_{Ix} = V_{IxH}^3$
		$V_{DDX} - 0.4$	$V_{DDX} - 0.2$		V	$I_{Ox}^2 = -2 mA, V_{Ix} = V_{IxH}^3$
Logic Low	V_{OL}		0.0	0.1	V	$I_{Ox}^2 = 20 \mu A, V_{Ix} = V_{IxL}^4$
			0.2	0.4	V	$I_{Ox}^2 = 2 mA, V_{Ix} = V_{IxL}^4$
Input Current per Channel	I_I	-10	+0.01	+10	μA	$0 V \leq V_{Ix} \leq V_{DDX}$
Quiescent Supply Current						
ADuM150N						
$I_{DD1(Q)}$		2.36	3.52		mA	$V_I^5 = 0 (N0), 1 (N1)^6$
$I_{DD2(Q)}$		3.20	4.42		mA	$V_I^5 = 0 (N0), 1 (N1)^6$
$I_{DD1(Q)}$		16.5	27.2		mA	$V_I^5 = 1 (N0), 0 (N1)^6$
$I_{DD2(Q)}$		3.43	4.76		mA	$V_I^5 = 1 (N0), 0 (N1)^6$
ADuM151N						
$I_{DD1(Q)}$		2.61	3.91		mA	$V_I^5 = 0 (N0), 1 (N1)^6$
$I_{DD2(Q)}$		3.05	4.07		mA	$V_I^5 = 0 (N0), 1 (N1)^6$
$I_{DD1(Q)}$		14.0	22.8		mA	$V_I^5 = 1 (N0), 0 (N1)^6$
$I_{DD2(Q)}$		6.91	10.9		mA	$V_I^5 = 1 (N0), 0 (N1)^6$
ADuM152N						
$I_{DD1(Q)}$		2.74	3.94		mA	$V_I^5 = 0 (N0), 1 (N1)^6$
$I_{DD2(Q)}$		2.79	3.99		mA	$V_I^5 = 0 (N0), 1 (N1)^6$
$I_{DD1(Q)}$		10.9	19.3		mA	$V_I^5 = 1 (N0), 0 (N1)^6$
$I_{DD2(Q)}$		10.3	16.5		mA	$V_I^5 = 1 (N0), 0 (N1)^6$
Dynamic Supply Current						Inputs switching, 50% duty cycle
Dynamic Input	$I_{DDI(D)}$		0.01		mA/Mbps	
Dynamic Output	$I_{DDO(D)}$		0.01		mA/Mbps	
Undervoltage Lockout						
Positive V_{DDX} Threshold	V_{DDXUV+}		1.6		V	
Negative V_{DDX} Threshold	V_{DDXUV-}		1.5		V	
V_{DDX} Hysteresis	V_{DDXUVH}		0.1		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t_R/t_F		2.5		ns	10% to 90%
Common-Mode Transient Immunity ⁷	$ CM_H $	75	100		kV/μs	$V_{Ix} = V_{DDX}, V_{CM} = 1000 V$, transient magnitude = 800 V
	$ CM_L $	75	100		kV/μs	$V_{Ix} = 0 V, V_{CM} = 1000 V$, transient magnitude = 800 V

¹ 150 Mbps is the highest data rate that can be guaranteed, although higher data rates are possible.

SPECIFICATIONS

² I_{Ox} is the Channel x output current, where x = A, B, C, D, or E.

³ V_{IxH} is the input side logic high.

⁴ V_{IxL} is the input side logic low.

⁵ V_I is the voltage input.

⁶ N0 refers to the ADuM150N0/ADuM151N0/ADuM152N0 models. N1 refers to the ADuM150N1/ADuM151N1/ADuM152N1 models. See the [Ordering Guide](#) section.

⁷ $|CM_H|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V_O) > 0.8 V_{DDx} . $|CM_L|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining V_O > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 4. Total Supply Current vs. Data Throughput

Parameter	Symbol	1 Mbps			25 Mbps			100 Mbps			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
SUPPLY CURRENT											
ADuM150N											
Supply Current Side 1	I_{DD1}		9.36	14.3		10.4	16.6		14.6	22.6	mA
Supply Current Side 2	I_{DD2}		3.45	5.45		5.03	8.23		10.2	18.1	mA
ADuM151N											
Supply Current Side 1	I_{DD1}		8.26	13.5		9.41	15.7		13.9	22.2	mA
Supply Current Side 2	I_{DD2}		5.09	8.76		6.55	11.2		11.4	19.1	mA
ADuM152N											
Supply Current Side 1	I_{DD1}		6.84	11.3		8.12	13.5		12.7	19.4	mA
Supply Current Side 2	I_{DD2}		6.60	10.3		7.94	12.4		12.6	19.8	mA

ELECTRICAL CHARACTERISTICS—2.5 V OPERATION

All typical specifications are at $T_A = 25^\circ\text{C}$, $V_{DD1} = V_{DD2} = 2.5$ V. Minimum/maximum specifications apply over the entire recommended operation range: 2.25 V $\leq V_{DD1} \leq 2.75$ V, 2.25 V $\leq V_{DD2} \leq 2.75$ V, $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15$ pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 5.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	6.6			ns	Within PWD limit
Data Rate ¹		150			Mbps	Within PWD limit
Propagation Delay	t_{PHL}, t_{PLH}	5.0	7.0	14	ns	50% input to 50% output
Pulse Width Distortion	PWD		0.7	5.0	ns	$ t_{PLH} - t_{PHL} $
Change vs. Temperature			1.5		ps/ $^\circ\text{C}$	
Propagation Delay Skew	t_{PSK}			6.8	ns	Between any two units at the same temperature, voltage, load
Channel Matching						
Codirectional	t_{PSKCD}		0.7	5.0	ns	
Opposing Direction	t_{PSKOD}		0.7	5.0	ns	
Jitter		800			ps p-p	See the Jitter Measurement section
		190			ps rms	See the Jitter Measurement section
DC SPECIFICATIONS						
Input Threshold Voltage						
Logic High	V_{IH}	$0.7 \times V_{DDx}$			V	
Logic Low	V_{IL}			$0.3 \times V_{DDx}$	V	
Output Voltage						
Logic High	V_{OH}	$V_{DDx} - 0.1$	V_{DDx}		V	$I_{Ox}^2 = -20 \mu\text{A}$, $V_{Ix} = V_{IxH}^3$
		$V_{DDx} - 0.4$	$V_{DDx} - 0.2$		V	$I_{Ox}^2 = -2 \text{ mA}$, $V_{Ix} = V_{IxH}^3$
Logic Low	V_{OL}		0.0	0.1	V	$I_{Ox}^2 = 20 \mu\text{A}$, $V_{Ix} = V_{IxL}^4$

SPECIFICATIONS

Table 5. (Continued)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Input Current per Channel	I_I	-10	+0.01	+10	μA	$I_{Ox}^2 = 2 \text{ mA}$, $V_{Ix} = V_{IxL}^4$ $0 \text{ V} \leq V_{Ix} \leq V_{DDx}$
Quiescent Supply Current ADuM150N	$I_{DD1}(Q)$		2.28	3.44	mA	$V_I^5 = 0 (\text{N}0), 1 (\text{N}1)^6$
	$I_{DD2}(Q)$		3.13	4.35	mA	$V_I^5 = 0 (\text{N}0), 1 (\text{N}1)^6$
	$I_{DD1}(Q)$		16.4	27.1	mA	$V_I^5 = 1 (\text{N}0), 0 (\text{N}1)^6$
	$I_{DD2}(Q)$		3.34	4.67	mA	$V_I^5 = 1 (\text{N}0), 0 (\text{N}1)^6$
ADuM151N	$I_{DD1}(Q)$		2.52	3.82	mA	$V_I^5 = 0 (\text{N}0), 1 (\text{N}1)^6$
	$I_{DD2}(Q)$		2.97	3.99	mA	$V_I^5 = 0 (\text{N}0), 1 (\text{N}1)^6$
	$I_{DD1}(Q)$		13.9	22.7	mA	$V_I^5 = 1 (\text{N}0), 0 (\text{N}1)^6$
	$I_{DD2}(Q)$		6.83	10.8	mA	$V_I^5 = 1 (\text{N}0), 0 (\text{N}1)^6$
ADuM152N	$I_{DD1}(Q)$		2.66	3.86	mA	$V_I^5 = 0 (\text{N}0), 1 (\text{N}1)^6$
	$I_{DD2}(Q)$		2.71	3.91	mA	$V_I^5 = 0 (\text{N}0), 1 (\text{N}1)^6$
	$I_{DD1}(Q)$		10.8	19.2	mA	$V_I^5 = 1 (\text{N}0), 0 (\text{N}1)^6$
	$I_{DD2}(Q)$		10.2	16.4	mA	$V_I^5 = 1 (\text{N}0), 0 (\text{N}1)^6$
Dynamic Supply Current						Inputs switching, 50% duty cycle
Dynamic Input	$I_{DDI}(D)$		0.01		mA/Mbps	
Dynamic Output	$I_{DDO}(D)$		0.01		mA/Mbps	
Undervoltage Lockout						
Positive V_{DDx} Threshold	V_{DDxUV+}		1.6		V	
Negative V_{DDx} Threshold	V_{DDxUV-}		1.5		V	
V_{DDx} Hysteresis	V_{DDxUVH}		0.1		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t_R/t_F		2.5		ns	10% to 90%
Common-Mode Transient Immunity ⁷	$ CM_H $	75	100		kV/μs	$V_{Ix} = V_{DDx}$, $V_{CM} = 1000 \text{ V}$, transient magnitude = 800 V
	$ CM_L $	75	100		kV/μs	$V_{Ix} = 0 \text{ V}$, $V_{CM} = 1000 \text{ V}$, transient magnitude = 800 V

¹ 150 Mbps is the highest data rate that can be guaranteed, although higher data rates are possible.

² I_{Ox} is the Channel x output current, where x = A, B, C, D, or E.

³ V_{IxH} is the input side logic high.

⁴ V_{IxL} is the input side logic low.

⁵ V_I is the voltage input.

⁶ N0 refers to the ADuM150N0/ADuM151N0/ADuM152N0 models. N1 refers to the ADuM150N1/ADuM151N1/ADuM152N1 models. See the Ordering Guide section.

⁷ $|CM_H|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V_O) > 0.8 V_{DDx} . $|CM_L|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining V_O > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 6. Total Supply Current vs. Data Throughput

Parameter	Symbol	1 Mbps			25 Mbps			100 Mbps			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
SUPPLY CURRENT											
ADuM150N											
Supply Current Side 1	I_{DD1}		9.25	14.2		10.2	16.4		14.0	22.0	mA
Supply Current Side 2	I_{DD2}		3.35	5.35		4.58	7.78		8.61	16.5	mA

SPECIFICATIONS**Table 6. Total Supply Current vs. Data Throughput (Continued)**

Parameter	Symbol	1 Mbps			25 Mbps			100 Mbps			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
ADuM151N											
Supply Current Side 1	I _{DD1}		8.14	13.4		9.14	15.4		13.1	21.4	mA
Supply Current Side 2	I _{DD2}		4.98	8.65		6.14	10.8		10.1	17.8	mA
ADuM152N											
Supply Current Side 1	I _{DD1}		6.74	11.2		7.80	13.2		11.8	18.5	mA
Supply Current Side 2	I _{DD2}		6.48	10.2		7.56	12.0		11.5	18.7	mA

ELECTRICAL CHARACTERISTICS—1.8 V OPERATION

All typical specifications are at $T_A = 25^\circ\text{C}$, $V_{DD1} = V_{DD2} = 1.8 \text{ V}$. Minimum/maximum specifications apply over the entire recommended operation range: $1.7 \text{ V} \leq V_{DD1} \leq 1.9 \text{ V}$, $1.7 \text{ V} \leq V_{DD2} \leq 1.9 \text{ V}$, and $-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, unless otherwise noted. Switching specifications are tested with $C_L = 15 \text{ pF}$ and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.

Table 7.

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
SWITCHING SPECIFICATIONS						
Pulse Width	PW	6.6			ns	Within PWD limit
Data Rate ¹		150			Mbps	Within PWD limit
Propagation Delay	t _{PHL} , t _{PLH}	5.8	8.7	15	ns	50% input to 50% output
Pulse Width Distortion	PWD		0.7	5.0	ns	t _{PLH} - t _{PHL}
Change vs. Temperature			1.5		ps/°C	
Propagation Delay Skew	t _{PSK}			7.0	ns	Between any two units at the same temperature, voltage, and load
Channel Matching						
Codirectional	t _{PSKCD}		0.7	5.0	ns	
Opposing Direction	t _{PSKOD}		0.7	5.0	ns	
Jitter			470		ps p-p	See the Jitter Measurement section
			70		ps rms	See the Jitter Measurement section
DC SPECIFICATIONS						
Input Threshold Voltage						
Logic High	V _{IH}	0.7 × V _{DDX}			V	
Logic Low	V _{IL}	0.3 × V _{DDX}			V	
Output Voltage						
Logic High	V _{OH}	V _{DDX} - 0.1	V _{DDX}		V	I _{Ox} ² = -20 μA, V _{lx} = V _{lxH} ³
Logic Low	V _{OL}	V _{DDX} - 0.4	V _{DDX} - 0.2		V	I _{Ox} ² = -2 mA, V _{lx} = V _{lxH} ³
Logic Low			0.0	0.1	V	I _{Ox} ² = 20 μA, V _{lx} = V _{lxL} ⁴
Logic Low			0.2	0.4	V	I _{Ox} ² = 2 mA, V _{lx} = V _{lxL} ⁴
Input Current per Channel	I _I	-10	+0.01	+10	μA	0 V ≤ V _{lx} ≤ V _{DDX}
Quiescent Supply Current						
ADuM150N						
I _{DD1 (Q)}		2.19	3.35	mA	V _I ⁵ = 0 (N0), 1 (N1) ⁶	
I _{DD2 (Q)}		3.07	4.29	mA	V _I ⁵ = 0 (N0), 1 (N1) ⁶	
I _{DD1 (Q)}		16.3	27.0	mA	V _I ⁵ = 1 (N0), 0 (N1) ⁶	
I _{DD2 (Q)}		3.28	4.61	mA	V _I ⁵ = 1 (N0), 0 (N1) ⁶	
ADuM152N						
I _{DD1 (Q)}		2.44	3.74	mA	V _I ⁵ = 0 (N0), 1 (N1) ⁶	
I _{DD2 (Q)}		2.91	3.93	mA	V _I ⁵ = 0 (N0), 1 (N1) ⁶	
I _{DD1 (Q)}		13.7	22.5	mA	V _I ⁵ = 1 (N0), 0 (N1) ⁶	

SPECIFICATIONS**Table 7. (Continued)**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
ADuM152N	I _{DD2} (Q)		6.75	10.7	mA	V _I ⁵ = 1 (N0), 0 (N1) ⁶
	I _{DD1} (Q)		2.58	3.78	mA	V _I ⁵ = 0 (N0), 1 (N1) ⁶
	I _{DD2} (Q)		2.64	3.84	mA	V _I ⁵ = 0 (N0), 1 (N1) ⁶
	I _{DD1} (Q)		10.7	19.1	mA	V _I ⁵ = 1 (N0), 0 (N1) ⁶
	I _{DD2} (Q)		10.1	16.3	mA	V _I ⁵ = 1 (N0), 0 (N1) ⁶
Dynamic Supply Current						Inputs switching, 50% duty cycle
Dynamic Input	I _{DDI} (D)		0.01		mA/Mbps	
Dynamic Output	I _{DDO} (D)		0.01		mA/Mbps	
Undervoltage Lockout	UVLO					
Positive V _{DDX} Threshold	V _{DDXUV+}		1.6		V	
Negative V _{DDX} Threshold	V _{DDXUV-}		1.5		V	
V _{DDX} Hysteresis	V _{DDXUVH}		0.1		V	
AC SPECIFICATIONS						
Output Rise/Fall Time	t _R /t _F		2.5		ns	10% to 90%
Common-Mode Transient Immunity ⁷	CM _H	75	100		kV/μs	V _{IX} = V _{DDX} , V _{CM} = 1000 V, transient magnitude = 800 V
	CM _L	75	100		kV/μs	V _{IX} = 0 V, V _{CM} = 1000 V, transient magnitude = 800 V

¹ 150 Mbps is the highest data rate that can be guaranteed, although higher data rates are possible.

² I_{Ox} is the Channel x output current, where x = A, B, C, D, or E.

³ V_{IxH} is the input side logic high.

⁴ V_{IxL} is the input side logic low.

⁵ V_I is the voltage input.

⁶ N0 refers to the ADuM150N0/ADuM151N0/ADuM152N0 models. N1 refers to the ADuM150N1/ADuM151N1/ADuM152N1 models. See the [Ordering Guide](#) section.

⁷ |CM_H| is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (V_O) > 0.8 V_{DDX}. |CM_L| is the maximum common-mode voltage slew rate that can be sustained while maintaining V_O > 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

Table 8. Total Supply Current vs. Data Throughput

Parameter	Symbol	1 Mbps			25 Mbps			100 Mbps			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
SUPPLY CURRENT											
ADuM150N											
Supply Current Side 1	I _{DD1}		9.07	14.0		10.0	16.2		13.8	21.8	mA
Supply Current Side 2	I _{DD2}		3.30	5.30		4.55	7.75		8.71	16.4	mA
ADuM151N											
Supply Current Side 1	I _{DD1}		7.99	13.3		8.98	15.3		12.8	21.1	mA
Supply Current Side 2	I _{DD2}		4.89	8.56		6.06	10.7		10.1	17.8	mA
ADuM152N											
Supply Current Side 1	I _{DD1}		6.62	11.1		7.68	13.1		11.6	18.3	mA
Supply Current Side 2	I _{DD2}		6.38	10.1		7.45	11.9		11.5	18.7	mA

SPECIFICATIONS**INSULATION AND SAFETY RELATED SPECIFICATIONS**

For additional information, see <http://www.analog.com/icouplersafety>.

Table 9.

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		3000	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L (I01)	4.0 ^{1, 2}	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L (I02)	4.0	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L (PCB)	4.5	mm	Measured from input terminals to output terminals, shortest distance through air, line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)		29	μm	Minimum distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Material Group		II		Material Group per IEC 60664-1

¹ In accordance with IEC 62368-1/IEC 60601-1 guidelines for the measurement of creepage and clearance distances for a pollution degree of 2 and altitudes ≤2000 meters.

² Consideration must be given to pad layout to ensure the minimum required distance for clearance is maintained.

PACKAGE CHARACTERISTICS**Table 10.**

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions/Comments
Resistance (Input to Output) ¹	R _{I-O}		10 ¹³		Ω	
Capacitance (Input to Output) ¹	C _{I-O}		2.2		pF	f = 1 MHz
Input Capacitance ²	C _I		4.0		pF	
IC Junction to Ambient Thermal Resistance	θ _{JA}		75		°C/W	Thermocouple located at center of package underside

¹ The device is considered a 2-terminal device: Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together.

² Input capacitance is from any input data pin to ground.

REGULATORY INFORMATION

The ADuM150N/ADuM151N/ADuM152N certification approvals are listed in [Table 11](#).

Table 11.

UL	CSA	VDE	CQC
UL 1577 ¹ Single Protection, 3000 V rms	IEC / CSA 62368-1 Basic Insulation, 400 V rms Reinforced Insulation, 200 V rms IEC / CSA 60601-1 Basic Insulation, (1 MOPP), 250 V rms IEC / CSA 61010-1 Basic Insulation, 300 V rms, Overvoltage Category III Reinforced Insulation, 150 V rms	DIN EN IEC 60747-17 (VDE 0884-17) ² Reinforced Insulation, 565 V peak	CQC GB 4943.1 Basic Insulation, 400 V rms
File E214100	File No. 205078	Certificate No. 40051926	Certificate No. CQC18001196412

¹ In accordance with UL 1577, each ADuM150N/ADuM151N/ADuM152N in the R-16 narrow-body (SOIC_N) package is proof tested by applying an insulation test voltage ≥ 3600 V rms for 1 sec.

SPECIFICATIONS


- ² In accordance with DIN EN IEC 60747-17 (VDE 0884-17), each ADuM150N/ADuM151N/ADuM152N in the R-16 narrow-body (SOIC_N) package is proof tested by applying an insulation test voltage ≥ 1059 V peak for 1 sec (partial discharge detection limit = 5 pC).

DIN EN IEC 60747-17 (VDE 0884-17) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Protective circuits ensure the maintenance of the safety data. The * marking on packages denotes DIN EN IEC 60747-17 (VDE 0884-17) approval.

Table 12.

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Overvoltage Category per IEC 60664-1				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			I to IV	
For Rated Mains Voltage ≤ 600 V rms			I to III	
Climatic Classification			40/125/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Repetitive Isolation Voltage		V_{IORM}	565	V peak
Maximum Working Isolation Voltage		V_{IOWM}	400	V rms
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd(m)}$, 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	$V_{pd(m)}$	1059	V peak
Input to Output Test Voltage, Method A				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.6 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	904	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	678	V peak
Maximum Transient Isolation Voltage	$V_{TEST} = 1.2 \times V_{IOTM}$, $t = 1$ s (100% production)	V_{IOTM}	4200	V peak
Maximum Impulse Voltage	Surge voltage in air, waveform per IEC 61000-4-5	V_{IMP}	4200	V peak
Maximum Surge Isolation Voltage	$V_{TEST} \geq 1.3 \times V_{IMP}$ (sample test), tested in oil, waveform per IEC 61000-4-5	V_{IOSM}	10000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)			
Maximum Junction Temperature		T_S	150	°C
Total Power Dissipation at 25°C		P_S	1.64	W
Insulation Resistance at T_S		R_S	$>10^9$	Ω

**Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Ambient Temperature per DIN EN IEC 60747-17 (VDE 0884-17)**

SPECIFICATIONS**RECOMMENDED OPERATING CONDITIONS***Table 13.*

Parameter	Symbol	Rating
Operating Temperature	T_A	-40°C to +125°C
Supply Voltages	V_{DD1}, V_{DD2}	1.7 V to 5.5 V
Input Signal Rise and Fall Times		1.0 ms

ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$, unless otherwise noted.

Table 14.

Parameter	Rating
Storage Temperature (T_{ST}) Range	-65°C to +150°C
Ambient Operating Temperature(T_A) Range	-40°C to +125°C
Supply Voltages (V_{DD1} , V_{DD2})	-0.5 V to +7.0 V
Input Voltages (V_{IA} , V_{IB} , V_{IC} , V_{ID} , V_{IE})	-0.5 V to $V_{DD1}^1 + 0.5$ V
Output Voltages (V_{OA} , V_{OB} , V_{OC} , V_{OD} , V_{OE})	-0.5 V to $V_{DDO}^2 + 0.5$ V
Average Output Current per Pin ³	
Side 1 Output Current (I_{O1})	-10 mA to +10 mA
Side 2 Output Current (I_{O2})	-10 mA to +10 mA
Common-Mode Transients ⁴	-150 kV/μs to +150 kV/μs

¹ V_{DD1} is the input side supply voltage.

² V_{DDO} is the output side supply voltage.

³ See [Figure 4](#) for the maximum rated current values for various temperatures.

⁴ Refers to the common-mode transients across the insulation barrier. Common-mode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

MAXIMUM CONTINUOUS WORKING VOLTAGE**Table 15. Maximum Continuous Working Voltage¹**

Parameter	Rating	Unit	Constraint
AC Voltage Bipolar Waveform	565	V peak	Reinforced insulation rating per IEC 60747-17 (VDE 0884-17)

¹ Maximum continuous working voltage refers to the continuous voltage magnitude imposed across the isolation barrier. See the [Insulation Lifetime](#) section for more details.

TRUTH TABLE**Table 16. ADuM150N/ADuM151N/ADuM152N Truth Table (Positive Logic)**


V_{Ix} Input ^{1,2}	V_{DD1} State ²	V_{DDO} State ²	Default Low (N0), V_{Ox} Output ^{1, 2, 3}	Default High (N1), V_{Ox} Output ^{1, 2, 3}	Test Conditions/Comments
L	Powered	Powered	L	L	Normal operation
H	Powered	Powered	H	H	Normal operation
L	Unpowered	Powered	L	H	Fail-safe output
X ⁴	Powered	Unpowered	Indeterminate	Indeterminate	Output unpowered

¹ L means low, H means high, and X means don't care.

² V_{Ix} and V_{Ox} refer to the input and output signals of a given channel (A, B, C, D, or E). V_{DD1} and V_{DDO} refer to the supply voltages on the input and output sides of the given channel, respectively.

³ N0 refers to the ADuM150N0/ADuM151N0/ADuM152N0 models, N1 refers to the ADuM150N1/ADuM151N1/ADuM152N1 models. See the [Ordering Guide](#) section.

⁴ Input pins (V_{Ix}) on the same side as an unpowered supply must be in a low state to avoid powering the device through its ESD protection circuitry.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS


NOTES
1. NIC = NO INTERNAL CONNECTION.

Figure 5. ADuM150N Pin Configuration

Table 17. ADuM150N Pin Function Descriptions

Pin No. ¹	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1.
2	V _{IA}	Logic Input A.
3	V _{IB}	Logic Input B.
4	V _{IC}	Logic Input C.
5	V _{ID}	Logic Input D.
6	V _{IE}	Logic Input E.
7	NIC	No Internal Connection. Leave this pin floating.
8	GND ₁	Ground 1. Ground reference for Isolator Side 1.
9	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	NIC	No Internal Connection. Leave this pin floating.
11	V _{OE}	Logic Output E.
12	V _{OD}	Logic Output D.
13	V _{OC}	Logic Output C.
14	V _{OB}	Logic Output B.
15	V _{OA}	Logic Output A.
16	V _{DD2}	Supply Voltage for Isolator Side 2.

¹ Reference the [AN-1109 Application Note](#) for specific layout guidelines.



NOTES
1. NIC = NO INTERNAL CONNECTION.

Figure 6. ADuM151N Pin Configuration

Table 18. ADuM151N Pin Function Descriptions

Pin No. ¹	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1.
2	V _{IA}	Logic Input A.
3	V _{IB}	Logic Input B.
4	V _{IC}	Logic Input C.
5	V _{ID}	Logic Input D.
6	V _{OE}	Logic Output E.
7	NIC	No Internal Connection. Leave this pin floating.
8	GND ₁	Ground 1. Ground reference for Isolator Side 1.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 18. ADuM151N Pin Function Descriptions (Continued)

Pin No. ¹	Mnemonic	Description
9	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	NIC	No Internal Connection. Leave this pin floating.
11	V _{IE}	Logic Input E.
12	V _{OD}	Logic Output D.
13	V _{OC}	Logic Output C.
14	V _{OB}	Logic Output B.
15	V _{OA}	Logic Output A.
16	V _{DD2}	Supply Voltage for Isolator Side 2.

¹ Reference the [AN-1109 Application Note](#) for specific layout guidelines.










Figure 7. ADuM152N Pin Configuration

Table 19. ADuM152N Pin Function Descriptions



Pin No. ¹	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Isolator Side 1.
2	V _{IA}	Logic Input A.
3	V _{IB}	Logic Input B.
4	V _{IC}	Logic Input C.
5	V _{OD}	Logic Output D.
6	V _{OE}	Logic Output E.
7	NIC	No Internal Connection. Leave this pin floating.
8	GND ₁	Ground 1. Ground reference for Isolator Side 1.
9	GND ₂	Ground 2. Ground reference for Isolator Side 2.
10	NIC	No Internal Connection. Leave this pin floating.
11	V _{IE}	Logic Input E.
12	V _{ID}	Logic Input D.
13	V _{OC}	Logic Output C.
14	V _{OB}	Logic Output B.
15	V _{OA}	Logic Output A.
16	V _{DD2}	Supply Voltage for Isolator Side 2.

¹ Reference the [AN-1109 Application Note](#) for specific layout guidelines.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 8. ADuM150N I_{DD1} Supply Current vs. Data Rate at Various VoltagesFigure 11. ADuM151N I_{DD2} Supply Current vs. Data Rate at Various VoltagesFigure 9. ADuM150N I_{DD2} Supply Current vs. Data Rate at Various VoltagesFigure 12. ADuM151N I_{DD1} Supply Current vs. Data Rate at Various VoltagesFigure 10. ADuM151N I_{DD1} Supply Current vs. Data Rate at Various VoltagesFigure 13. ADuM151N I_{DD2} Supply Current vs. Data Rate at Various Voltages

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 14. Propagation Delay, t_{PLH} vs. Temperature at Various VoltagesFigure 15. Propagation Delay, t_{PHL} vs. Temperature at Various Voltages

THEORY OF OPERATION

The ADuM150N/ADuM151N/ADuM152N use a high frequency carrier to transmit data across the isolation barrier using iCoupler chip scale transformer coils separated by layers of polyimide isolation. Using an on/off keying (OOK) technique and the differential architecture shown in [Figure 16](#) and [Figure 17](#), the ADuM150N/ADuM151N/ADuM152N have very low propagation delay and high speed. Internal regulators and input/output design techniques allow logic and supply voltages over a wide range from 1.7 V to 5.5 V, offering voltage translation of 1.8 V, 2.5 V, 3.3 V, and 5 V logic. The architecture is designed for high common-mode transient immunity and high immunity to electrical noise and magnetic interference. Radiated emissions are minimized with a spread spectrum OOK carrier and other techniques.

[Figure 16](#) shows the waveforms for models of the ADuM150N/ADuM151N/ADuM152N that have the condition of the fail-safe output state equal to low, where the carrier waveform is off when the input state is low. If the input side is off or not operating, the fail-safe output state of low sets the output to low. For the ADuM150N/ADuM151N/ADuM152N that have a fail-safe output state of high, [Figure 17](#) illustrates the conditions where the carrier waveform is off when the input state is high. When the input side is off or not operating, the fail-safe output state of high sets the output to high. See the [Ordering Guide](#) for the model numbers that have the fail-safe output state of low or the fail-safe output state of high.




Figure 16. Operational Block Diagram of a Single Channel with a Low Fail-Safe Output State




Figure 17. Operational Block Diagram of a Single Channel with a High Fail-Safe Output State

APPLICATIONS INFORMATION

PCB LAYOUT

The ADuM150N/ADuM151N/ADuM152N digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see [Figure 18](#)). Bypass capacitors are connected between Pin 1 and Pin 8 for V_{DD1} and between Pin 9 and Pin 16 for V_{DD2} . The recommended bypass capacitor value is between 0.01 μ F and 0.1 μ F. The total lead length between both ends of the capacitor and the input power supply pin must not exceed 10 mm.




Figure 18. Recommended Printed Circuit Board Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the [Absolute Maximum Ratings](#) of the device, thereby leading to latch-up or permanent damage.

See the [AN-1109 Application Note](#) for board layout guidelines.

PROPAGATION DELAY RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a Logic 0 output may differ from the propagation delay to a Logic 1 output.




Figure 19. Propagation Delay Parameters

Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel matching is the maximum amount the propagation delay differs between channels within a single ADuM150N/ADuM151N/ADuM152N component.

Propagation delay skew is the maximum amount the propagation delay differs between multiple ADuM150N/ADuM151N/ADuM152N components operating under the same conditions.

JITTER MEASUREMENT

[Figure 20](#) shows the eye diagram for the ADuM150N/ADuM151N/ADuM152N. The measurement was taken using an Agilent 81110A pulse pattern generator at 150 Mbps with pseudorandom bit sequences (PRBS) $2^{(n-1)}$, $n = 14$, for 5 V supplies. Jitter was measured with the Tektronix Model 5104B oscilloscope, 1 GHz, 10 GS/s with the DPOJET jitter and eye diagram analysis tools. The result shows a typical measurement on the ADuM150N/ADuM151N/ADuM152N with 490 ps p-p jitter.




Figure 20. ADuM150N/ADuM151N/ADuM152N Eye Diagram

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM150N/ADuM151N/ADuM152N.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in [Maximum Continuous Working Voltage](#) summarize the maximum continuous working voltages as per IEC 60747-17. Operation at working voltages higher than the service life voltage listed leads to premature insulation failure.

OUTLINE DIMENSIONS

Package Drawing (Option)	Package Type	Package Description
R-16	SOIC_N	16-Lead Standard Small Outline Package

For the latest package outline information and land patterns (footprints), go to [Package Index](#).

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Packing Quantity	Package Option
ADuM150N1BRZ	-40°C to +125°C	16-Lead SOIC_N	Tube, 58	R-16
ADuM150N1BRZ-RL7	-40°C to +125°C	16-Lead SOIC_N	Reel, 1000	R-16
ADuM150N0BRZ	-40°C to +125°C	16-Lead SOIC_N	Tube, 58	R-16
ADuM150N0BRZ-RL7	-40°C to +125°C	16-Lead SOIC_N	Reel, 1000	R-16
ADuM151N1BRZ	-40°C to +125°C	16-Lead SOIC_N	Tube, 58	R-16
ADuM151N1BRZ-RL7	-40°C to +125°C	16-Lead SOIC_N	Reel, 1000	R-16
ADuM151N0BRZ	-40°C to +125°C	16-Lead SOIC_N	Tube, 58	R-16
ADuM151N0BRZ-RL7	-40°C to +125°C	16-Lead SOIC_N	Reel, 1000	R-16
ADuM152N1BRZ	-40°C to +125°C	16-Lead SOIC_N	Tube, 58	R-16
ADuM152N1BRZ-RL7	-40°C to +125°C	16-Lead SOIC_N	Reel, 1000	R-16
ADuM152N0BRZ	-40°C to +125°C	16-Lead SOIC_N	Tube, 58	R-16
ADuM152N0BRZ-RL7	-40°C to +125°C	16-Lead SOIC_N	Reel, 1000	R-16

¹ Z = RoHS Compliant Part.

NUMBER OF INPUTS, WITHSTAND VOLTAGE RATING, AND FAIL-SAFE OUTPUT STATE OPTIONS

Model ¹	No. of Inputs, V _{DD1} Side	No. of Inputs, V _{DD2} Side	Withstand Voltage Rating (kV rms)	Fail-Safe Output State
ADuM150N1BRZ	5	0	3.0	High
ADuM150N1BRZ-RL7	5	0	3.0	High
ADuM150N0BRZ	5	0	3.0	Low
ADuM150N0BRZ-RL7	5	0	3.0	Low
ADuM151N1BRZ	4	1	3.0	High
ADuM151N1BRZ-RL7	4	1	3.0	High
ADuM151N0BRZ	4	1	3.0	Low
ADuM151N0BRZ-RL7	4	1	3.0	Low
ADuM152N1BRZ	3	2	3.0	High
ADuM152N1BRZ-RL7	3	2	3.0	High
ADuM152N0BRZ	3	2	3.0	Low
ADuM152N0BRZ-RL7	3	2	3.0	Low

¹ Z = RoHS Compliant Part.

EVALUATION BOARDS

Model ¹	Description
EVAL-5CH6CHSOICEBZ	Unpopulated Evaluation Board
EVAL-ADuM163N0EBZ	Populated Evaluation Board

¹ Z = RoHS Compliant Part.