

Low-Power, Supervisory Circuit with Manual Reset in 4-Lead SOT23

FEATURES

- ▶ Low Supply Current: 5 μ A (typ), 6.8 μ A (max) at 3.6V Over Temperature (+125°C)
- ▶ Factory-Set Reset Threshold Options from 1.02V to 4.8V in 50mV/100mV Increments
- ▶ Manual Reset Input
- ▶ Guaranteed Reset Valid to $V_{CC} \geq 1V$
- ▶ Open-Drain Reset Output
- ▶ Power-Supply Transient Immunity
- ▶ -40°C to +125°C Operating Temperature Range

APPLICATIONS

- ▶ Portable/Battery-Powered and Industrial Equipment
- ▶ e-Readers/Tablets
- ▶ Smartphones

GENERAL DESCRIPTION

The ADPL62086 is a supervisory circuit that monitors voltages from 1.02V to 4.8V using a factory-set reset threshold. It includes a manual reset (\overline{MR}) input, which allows an external logic circuit to initiate a reset.

The ADPL62086 features an open-drain, active-low reset output. The reset output asserts and remains asserted for the reset timeout period after the monitored voltage exceeds its threshold.

The ADPL62086 is available in a 4-lead SOT23 package. It operates over the -40°C to +125°C temperature range.

SIMPLIFIED APPLICATION DIAGRAM




Figure 1. (a) Typical Application Circuit and (b) Functional Block Diagram

REVISION HISTORY

11/2024 - Rev 0: Initial Release

SPECIFICATIONS

Table 1. Electrical Characteristics

($V_{CC} = 1V$ to $5.5V$, $C1 = 0.1\mu F$, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)¹⁾

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Voltage Range	V_{CC}	²⁾	1.0		5.5	V
V_{CC} Undervoltage Lockout	V_{CCUVLO}	³⁾			0.9	V
Supply Current	I_{CC}	$V_{CC} = 5.5V$, no load		7	10	μA
		$V_{CC} = 3.6V$, \overline{RESET} no load		5	6.8	μA
Threshold Voltage	V_{TH}	$T_A = -40^\circ C$ to $+125^\circ C$	$V_{TH} - 3.0\%$		$V_{TH} + 3.0\%$	V
Reset Threshold Hysteresis	V_{HYST}	V_{CC} rising		5		$\%V_{TH}$
Reset Threshold Tempco	$\Delta V_{TH}/^\circ C$			30		ppm/ $^\circ C$

\overline{RESET} OUTPUT

Output Low ³⁾	V_{OL}	$V_{CC} = V_{TH(MIN)}$, $V_{TH} > 4.25V$, $I_{SINK} = 10mA$			0.4	V
		$V_{CC} = V_{TH(MIN)}$, $V_{TH} > 2.5V$, $I_{SINK} = 3.2mA$			0.4	V
		$V_{CC} = V_{TH(MIN)}$, $V_{TH} > 1.67V$, $I_{SINK} = 1mA$			0.4	V
		$V_{CC} = V_{TH(MIN)}$, $V_{TH} > 1V$, $I_{SINK} = 100\mu A$			0.4	V
		$V_{CC} \geq 0.95V$, $I_{SINK} = 80\mu A$			0.4	V
		$V_{CC} > 0.9V$, V_{CC} falling, $I_{SINK} = 15\mu A$			0.4	V
High-Impedance Input Leakage Current		Reset not asserted		0.2	1	μA

MANUAL RESET INPUT (\overline{MR})

\overline{MR} Input High Voltage	V_{IH}		$0.7 \times V_{CC}$			V
\overline{MR} Input Low Voltage	V_{IL}				$0.3 \times V_{CC}$	V
\overline{MR} Pull-up Resistance			25	50	80	k Ω

TIMING

Reset Timeout Period	t_{RP}	$V_{CC1} = 1.1V \times V_{TH}$	$t_{RP} - 50\%$	t_{RP}	$t_{RP} + 50\%$	ms
----------------------	----------	--------------------------------	-----------------	----------	-----------------	----

($V_{CC} = 1V$ to $5.5V$, $C1 = 0.1\mu F$, $T_A = -40^\circ C$ to $+125^\circ C$, unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)¹⁾

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
\overline{MR} Minimum Pulse Width	t_{MPW}		1			μs
\overline{MR} Glitch Rejection	t_{EGR}			100		ns
\overline{MR} to Reset Delay				200		ns
V_{CC} to Reset Delay	t_{RD}	V_{CC} falling at $10mV/\mu s$ from $(V_{TH} + 100mV)$ to $(V_{TH} - 100mV)$		30		μs

- ¹ Production testing done at $T_A = +25^\circ C$ only. Overtemperature limits are guaranteed by design and are not production tested.
- ² Reset is guaranteed down to $V_{CC} = 1V$.
- ³ Guaranteed by design, not production tested.

Timing Diagrams




Figure 2. Reset Timing Diagram

003

ABSOLUTE MAXIMUM RATINGS

($T_A = +25^\circ\text{C}$, unless otherwise specified.)

Table 2. Absolute Maximum Ratings

PARAMETER	RATING
V_{CC}	-0.3V to +6V
RESET	-0.3V to +6V
MR	-0.3V to ($V_{CC} + 0.3V$)
Input/Output Current (all pins)	20mA
Continuous Power Dissipation ($T_A = +70^\circ\text{C}$) (derate 3.4mW/ $^\circ\text{C}$ above $+70^\circ\text{C}$)	276mW
Operating Temperature Range	-40°C to $+125^\circ\text{C}$
Storage Temperature Range	-65°C to $+150^\circ\text{C}$
Junction Temperature	$+150^\circ\text{C}$
Lead Temperature (soldering, 10s)	$+300^\circ\text{C}$
Soldering Temperature (reflow)	$+260^\circ\text{C}$

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

PACKAGE INFORMATION

Table 3. Package Information

4 SOT23	
Package Code	U4+1
Outline Number	21-0052
Land Pattern Number	90-0183
Thermal Resistance, Multilayer Board:	
Junction-to-Ambient (θ_{JA})	$290^\circ\text{C}/\text{W}$
Junction-to-Case (θ_{JC})	$100^\circ\text{C}/\text{W}$

For the latest package outline information and land patterns (footprints), go to [Package Index](#). Note that a “+”, “#”, or “-” in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to [Thermal Characterization of IC Packages](#).

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

Pin Descriptions

Table 4. Pin Descriptions

PIN	NAME	DESCRIPTION
1	GND	Ground
2	$\overline{\text{RESET}}$	Active-Low, Open-Drain Reset Output. $\overline{\text{RESET}}$ changes from high impedance to active low when V_{CC} drops below the detector threshold (V_{TH}) or $\overline{\text{MR}}$ is pulled low. $\overline{\text{RESET}}$ remains low for the reset timeout period after V_{CC} exceeds the reset threshold and $\overline{\text{MR}}$ is high.
3	$\overline{\text{MR}}$	Active-Low, Manual Reset Input. Drive low to force a reset. Reset remains active as long as $\overline{\text{MR}}$ is low and for the reset timeout period (if applicable) after $\overline{\text{MR}}$ is driven high. $\overline{\text{MR}}$ has an internal pull-up resistor connected to V_{CC} , which can be left unconnected if it is not used.
4	V_{CC}	Supply Voltage and Input for the Reset Threshold Monitor. It is recommended to place a 0.1 μ F decoupling capacitor as close as possible to the device between the V_{CC} and GND pins.

TYPICAL PERFORMANCE CHARACTERISTICS

($V_{CC} = 3.3V$, $T_A = +25^\circ C$, unless otherwise noted.)




Figure 4. Supply Current vs. Supply Voltage




Figure 5. Supply Current vs. Temperature




Figure 6. Normalized Timeout Period vs. Temperature




Figure 7. Output Low Voltage vs. Sink Current




Figure 8. Reset Sink Capability vs. V_{CC}




Figure 9. Maximum V_{CC} Transient Duration vs. Reset Threshold Overdrive




Figure 10. V_{CC} to Reset Output Delay vs. Temperature




Figure 11. \overline{MR} to \overline{RESET} Output Delay

THEORY OF OPERATION

The ADPL62086 is a supervisory circuit that monitors voltages from 1.02V to 4.8V using a factory-set reset threshold. The ADPL62086 offers a manual reset ($\overline{\text{MR}}$) input, allowing external logic circuit to initiate a reset.

The ADPL62086 features an open-drain, active-low reset output. The reset output asserts and remains asserted for the reset timeout period after the monitored voltage exceeds its threshold.

Supply and Monitored Input (V_{CC})

The ADPL62086 operates with a V_{CC} supply voltage from 1.0V to 5.5V. V_{CC} has a rising threshold of $V_{\text{TH}} + V_{\text{HYST}}$ and a falling threshold of V_{TH} . When V_{CC} rises above $V_{\text{TH}} + V_{\text{HYST}}$ and $\overline{\text{MR}}$ is high, $\overline{\text{RESET}}$ goes high after the reset timeout period (t_{RP}). When V_{CC} falls below V_{TH} , $\overline{\text{RESET}}$ goes low after a fixed delay (t_{RD}). See [Figure 2](#). It is recommended to place a 0.1 μF decoupling capacitor as close as possible to the device between the V_{CC} and GND pins.

Manual Reset Input ($\overline{\text{MR}}$)

Many microprocessor (μP)-based products require manual reset capability, allowing the operator, a test technician, or external logic circuit to initiate a reset. A logic-low on $\overline{\text{MR}}$ asserts reset. Reset remains asserted while $\overline{\text{MR}}$ is low, and for the reset active timeout period (t_{RP}) or delay (t_{ON}) after $\overline{\text{MR}}$ returns high. This input has an internal 50k Ω pull-up resistor, so it can be left unconnected if it is not used. $\overline{\text{MR}}$ can be driven with TTL or CMOS logic levels, or with open-drain/collector outputs. For manual operation, connect a normally open momentary switch from $\overline{\text{MR}}$ to GND; external debouncing circuitry is not required. If $\overline{\text{MR}}$ is driven from long cables or if the device is used in a noisy environment, connect a 0.1 μF capacitor from $\overline{\text{MR}}$ to ground to provide additional noise immunity.

APPLICATIONS INFORMATION

Interfacing to μP with Bidirectional Reset Pins

Since $\overline{\text{RESET}}$ on the ADPL62086 is open drain, it interfaces easily with μP s that have bidirectional reset pins. Connecting the device's $\overline{\text{RESET}}$ output directly to the μP 's $\overline{\text{RESET}}$ input with a single pull-up resistor allows either device to assert reset (*Figure 12*).




Figure 12. Interfacing to μP with Bidirectional Reset Pins

Negative-Going V_{CC} Transients ESD Protection

The ADPL62086 is relatively immune to short-duration, negative-going V_{CC} transients (glitches). *Figure 9* indicates the typical transient pulse width and amplitude required to trigger a reset. The reset threshold overdrive specifies how far the pulse falls below the actual reset threshold, and the maximum transient duration specifies the width of the pulse as it crosses the reset threshold. If a pulse occurs in the region above the curve, reset triggers. If a pulse occurs in the region below the curve, a reset does not trigger. It is recommended to place a 0.1μF decoupling capacitor as close as possible to the device between the V_{CC} and GND pins.

ORDERING GUIDE


Table 5. Ordering Guide

PART NUMBER	TEMPERATURE RANGE	PIN-PACKAGE	TOP MARK
ADPL62086US16N+T	-40°C to +125°C	4 SOT23	KAKU
ADPL62086US29Q+T	-40°C to +125°C	4 SOT23	KAKV
ADPL62086US30E+T	-40°C to +125°C	4 SOT23	KAKW
ADPL62086US46N+T	-40°C to +125°C	4 SOT23	KAKX

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

SELECTOR GUIDE



014

Figure 13. Selector Guide

ALL INFORMATION CONTAINED HEREIN IS PROVIDED "AS IS" WITHOUT REPRESENTATION OR WARRANTY. NO RESPONSIBILITY IS ASSUMED BY ANALOG DEVICES FOR ITS USE, NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THIRD PARTIES THAT MAY RESULT FROM ITS USE. SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. NO LICENCE, EITHER EXPRESSED OR IMPLIED, IS GRANTED UNDER ANY ADI PATENT RIGHT, COPYRIGHT, MASK WORK RIGHT, OR ANY OTHER ADI INTELLECTUAL PROPERTY RIGHT RELATING TO ANY COMBINATION, MACHINE, OR PROCESS, IN WHICH ADI PRODUCTS OR SERVICES ARE USED. TRADEMARKS AND REGISTERED TRADEMARKS ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. ALL ANALOG DEVICES PRODUCTS CONTAINED HEREIN ARE SUBJECT TO RELEASE AND AVAILABILITY.