

## Low-Power, Supervisory Circuit in 3-Lead SOT23

### **FEATURES**

- Low Supply Current: 5μA (typ), 6.8μA (max) at 3.6V Over Temperature (+125°C)
- ► Factory-Set Reset Threshold Options from 1.02V to 4.8V in 50mV/100mV Increments
- Guaranteed Reset Valid to V<sub>CC</sub> ≥ 1V
- ► Open-Drain Reset Output
- ► Power-Supply Transient Immunity
- ► -40°C to +125°C Operating Temperature Range

### **APPLICATIONS**

- ► Portable/Battery-Powered and Industrial Equipment
- e-Readers/Tablets
- Smartphones


### **GENERAL DESCRIPTION**

The ADPL62083 is a supervisory circuit that monitors voltages from 1.02V to 4.8V using a factory-set reset threshold.

The ADPL62083 features an open-drain, active-low reset output. The reset output asserts and remains asserted for the reset timeout period after the monitored voltage exceeds its threshold.

The ADPL62083 is available in 3-lead SOT23 package. It operates over the -40°C to +125°C temperature range.

### SIMPLIFIED APPLICATION DIAGRAM






Figure 1. (a) Typical Application Circuit and (b) Functional Block Diagram

# **REVISION HISTORY**

11/2024 - Rev 0: Initial Release

analog.com Rev 0 | 2 of 10

## **SPECIFICATIONS**

**Table 1. Electrical Characteristics** 

 $(V_{CC} = 1V \text{ to } 5.5V, C1 = 0.1 \mu\text{F}, T_A = -40 ^{\circ}\text{C} \text{ to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25 ^{\circ}\text{C}. \frac{1}{2})$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS
Operating Voltage Range	V <sub>cc</sub>	2	1.0		5.5	V
V <sub>cc</sub> Undervoltage Lockout	V <sub>CCUVLO</sub>	3			0.9	V
Supply Current	I <sub>cc</sub>	V <sub>CC</sub> = 5.5V, no load		7	10	μΑ
		$V_{CC} = 3.6V$ , $\overline{RESET}$ no load		5	6.8	μΑ
Threshold Voltage	$V_{TH}$	$T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ $V_{TH} - 3.0\%$			V <sub>TH</sub> + 3.0%	V
Reset Threshold Hysteresis	$V_{HYST}$	V <sub>cc</sub> rising		5		$%V_{TH}$
Reset Threshold Tempco	$\Delta V_{TH}/^{\circ}C$			30		ppm/°C
RESET OUTPUT	RESET OUTPUT					
Output Low <sup>3</sup>	V <sub>OL</sub>	$V_{CC} = V_{TH(MIN)}, V_{TH} > 4.25V, I_{SINK} = 10mA$			0.4	V
Output Low <sup>3</sup>	V <sub>oL</sub>	$V_{CC} = V_{TH(MIN)}, V_{TH} > 2.5V, I_{SINK} = 3.2mA$			0.4	V
		$V_{CC} = V_{TH(MIN)}, V_{TH} > 1.67V, I_{SINK} = 1 \text{ mA}$			0.4	V
		$V_{CC} = V_{TH(MIN)}, V_{TH} > 1V, I_{SINK} = 100 \mu A$			0.4	V
		$V_{CC} \ge 0.95V$ , $I_{SINK} = 80\mu A$			0.4	V
		$V_{CC} > 0.9V$ , $V_{CC}$ falling, $I_{SINK} = 15\mu A$			0.4	V
High-Impedance Input Leakage Current		Reset not asserted		0.2	1	μΑ
TIMING						
Reset Timeout Period	t <sub>RP</sub>	$V_{CC1} = 1.1V \times V_{TH}$	t <sub>RP</sub> - 50%	t <sub>RP</sub>	t <sub>RP</sub> + 50%	ms
V <sub>CC</sub> to Reset Delay	t <sub>RD</sub>	V <sub>CC</sub> falling at 10mV/μs from (V <sub>TH</sub> + 100mV) to (V <sub>TH</sub> – 100mV)		30		μs

Production testing done at  $T_A$  = +25°C only. Overtemperature limits are guaranteed by design and are not production tested.

analog.com Rev 0 3 of 10

<sup>&</sup>lt;sup>2</sup> Reset is guaranteed down to  $V_{cc} = 1V$ .

<sup>&</sup>lt;sup>3</sup> Guaranteed by design, not production tested.

# **Timing Diagrams**




Figure 2. Reset Timing Diagram

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise specified.

**Table 2. Absolute Maximum Ratings** 

PARAMETER	RATING	
V <sub>cc</sub>	-0.3V to +6V	
RESET	-0.3V to +6V	
Input/Output Current (all pins)	20mA	
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ ) (derate 2.9mW/°C above $T_A = +70^{\circ}C$ )	235mW	
Operating Temperature	-40°C to +125°C	
Storage Temperature	-65°C to +150°C	
Junction Temperature	+150°C	
Lead Temperature	+300°C	
Soldering Temperature	+260°C	

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

analog.com

### PACKAGE INFORMATION

### **Table 3. Package Information**

3 SOT23				
Package Code	U3+2			
Outline Number	21-0051			
Land Pattern Number	90-0179			
Thermal Resistance, Multi-Layer Board:				
Junction-to-Ambient (θ <sub>JA</sub> )	340°C/W			
Junction-to-Case (θ <sub>JC</sub> )	115°C/W			

For the latest package outline information and land patterns (footprints), go to the *Package Index*. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to *Thermal Characterization of IC Packages*.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. Pin Configuration

# **Pin Descriptions**

#### **Table 4. Pin Descriptions**

PIN	NAME	DESCRIPTION
1	GND	Ground
2	RESET	Active-Low, Open-Drain Reset Output. RESET changes from high impedance to active low when VCC drops below the detector threshold (VTH). RESET remains low for the reset timeout period after VCC exceeds the reset threshold.
3	VCC	Supply Voltage and Input for the Reset Threshold Monitor. It is recommended to place a $0.1\mu F$ decoupling capacitor as close as possible to the device between the VCC and GND pins.

analog.com Rev 0 | 5 of 10

## **TYPICAL PERFORMANCE CHARACTERISTICS**

( $V_{CC} = 3.3V$ ,  $T_A = +25$ °C, unless otherwise noted.)




Figure 4. Supply Current vs. Supply Voltage




Figure 6. Normalized Timeout Period vs. Temperature




Figure 8. Reset Sink Capability vs. V<sub>CC</sub>




Figure 5. Supply Current vs. Temperature




Figure 7. Output Low Voltage vs. Sink Current




Figure 9. Maximum V<sub>CC</sub> Transient Duration vs. Reset Threshold Overdrive

analog.com Rev 0 | 6 of 10




Figure 10.  $V_{\rm CC}$  to Reset Output Delay vs. Temperature

analog.com Rev 0 7 of 10

#### THEORY OF OPERATION

The ADPL62083 monitors voltages from 1.1V to 5.0V. It features an open-drain, active-low reset output. The reset output asserts and remains asserted for the reset timeout period after the monitored voltage exceeds its threshold.

## Supply and Monitored Input (V<sub>cc</sub>)

The ADPL62083 operates with a  $V_{CC}$  supply from 1.0V to 5.5V.  $V_{CC}$  has a rising threshold of  $V_{TH} + V_{HYST}$  and a falling threshold of  $V_{TH}$ . When  $V_{CC}$  rises above  $V_{TH} + V_{HYST}$ ,  $\overline{RESET}$  goes high after the reset timeout period ( $t_{RP}$ ). See *Figure 2*. When  $V_{CC}$  falls  $V_{TH}$ ,  $\overline{RESET}$  goes low after a fixed delay ( $t_{RD}$ ). It is recommended to place a 0.1 $\mu$ F decoupling capacitor as close as possible to the device between the  $V_{CC}$  and GND pins.

### **APPLICATIONS INFORMATION**

## Interfacing to µP with Bidirectional Reset Pins

Since  $\overline{RESET}$  on the ADPL62083 is open drain, it interfaces easily with microprocessors ( $\mu P$ ) that have bidirectional reset pins. Connecting the device's  $\overline{RESET}$  output directly to the  $\mu P$ 's  $\overline{RESET}$  input with a single pull-up resistor allows either device to assert a reset (*Figure 11*).




Figure 11. Interfacing to  $\mu P$  with Bidirectional Reset Pins

# **Negative-Going Vcc Transients ESD Protection**

The ADPL62083 is relatively immune to short-duration, negative-going  $V_{CC}$  transients (glitches). Figure 9 indicates the typical transient pulse width and amplitude required to trigger a reset. The reset threshold overdrive specifies how far the pulse falls below the actual reset threshold, and the maximum transient duration specifies the width of the pulse as it crosses the reset threshold. If a pulse occurs in the region above the curve, a reset triggers. If a pulse occurs in the region below the curve, a reset does not trigger. It is recommended to place a  $0.1\mu F$  decoupling capacitor as close as possible to the device between the  $V_{CC}$  and GND pins.

analog.com Rev 0 8 of 10

## **ORDERING GUIDE**

**Table 5. Ordering Guide** 

PART NUMBER	TEMPERATURE RANGE	PIN-PACKAGE	TOP MARK
ADPL62083UR16N+T	-40°C to +125°C	3 SOT23	FZYI
ADPL62083UR29H+T	-40°C to +125°C	3 SOT23	FZYJ
ADPL62083UR30O+T	-40°C to +125°C	3 SOT23	FZYM
ADPL62083UR31O+T	-40°C to +125°C	3 SOT23	FZYK
ADPL62083UR44Q+T	-40°C to +125°C	3 SOT23	FZYL

<sup>+</sup>Denotes a lead(Pb)-free/RoHS-compliant package.

## **SELECTOR GUIDE**




Figure 12. Selector Guide

analog.com Rev 0 9 of 10

T = Tape and reel.

ALL INFORMATION CONTAINED HEREIN IS PROVIDED "AS IS" WITHOUT REPRESENTATION OR WARRANTY. NO RESPONSIBILITY IS ASSUMED BY ANALOG DEVICES FOR ITS USE, NOR FOR ANY INFRINGEMENTS OF PATENTS OR OTHER RIGHTS OF THIRD PARTIES THAT MAY RESULT FROM ITS USE. SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE. NO LICENCE, EITHER EXPRESSED OR IMPLIED, IS GRANTED UNDER ANY ADI PATENT RIGHT, COPYRIGHT, MASK WORK RIGHT, OR ANY OTHER ADI INTELLECTUAL PROPERTY RIGHT RELATING TO ANY COMBINATION, MACHINE, OR PROCESS, IN WHICH ADI PRODUCTS OR SERVICES ARE USED. TRADEMARKS AND REGISTERED TRADEMARKS ARE THE PROPERTY OF THEIR RESPECTIVE OWNERS. ALL ANALOG DEVICES PRODUCTS CONTAINED HEREIN ARE SUBJECT TO RELEASE AND AVAILABILITY.

analog.com Rev 0 | 10 of 10