

High Survivability, Low Noise Amplifier, 1 GHz to 20 GHz

FEATURES

- ▶ High RF input power survivability: 36.5 dBm
- ▶ Single positive supply (self-biased): 5 V with $I_{DQ} = 110$ mA
- ▶ RBIAS drain current adjustment pad
- ▶ Low noise figure: 3.3 dB typical at 2 GHz to 18 GHz
- ▶ High gain: 15.5 dB typical at 2 GHz to 18 GHz
- ▶ High OIP3: 29 dBm typical at 2 GHz to 18 GHz
- ▶ Extended operating temperature range: -55°C to $+125^{\circ}\text{C}$
- ▶ Die size: 0.945 mm \times 1.540 mm \times 0.100 mm

APPLICATIONS

- ▶ Telecommunications
- ▶ Satellite communications
- ▶ Military radar
- ▶ Civil radar
- ▶ Electronic warfare
- ▶ Test and measurement equipment

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

GENERAL DESCRIPTION

The ADL8109CHIP is a 1 GHz to 20 GHz low noise amplifier (LNA) with 36.5 dBm RF input power survivability. The ADL8109CHIP has a gain of 15.5 dB, an output power for 1 dB compression (OP1dB) of 16.6 dBm, a typical output third-order intercept (OIP3) of 29 dBm, and a noise figure of 3.3 dB from 2 GHz to 18 GHz. This LNA operates on a 5 V supply voltage (V_{DD}) and has a nominal quiescent current (I_{DQ}) of 110 mA.

The ADL8109CHIP is fabricated on a gallium arsenide (GaAs), pseudomorphic high electron mobility transfer (pHEMT) process. This device is specified for operation from -55°C to $+125^{\circ}\text{C}$.

TABLE OF CONTENTS

Features.....	1	Typical Performance Characteristics.....	7
Applications.....	1	Theory of Operation.....	14
Functional Block Diagram.....	1	Applications Information.....	15
General Description.....	1	Recommended Bias Sequence.....	16
Specifications.....	3	Power-Up Sequence.....	16
1 GHz to 2 GHz Frequency Range.....	3	Power-Down Sequence.....	16
2 GHz to 18 GHz Frequency Range.....	3	Assembly Diagram.....	17
18 GHz to 20 GHz Frequency Range.....	4	Mounting and Bonding Techniques for Millimeterwave, GaAs, Monolithic Microwave ICs (MMICs).....	18
DC Specifications.....	4	Handling Precaution.....	18
Absolute Maximum Ratings.....	5	Mounting.....	18
Thermal Resistance.....	5	Wire Bonding.....	18
Electrostatic Discharge (ESD) Ratings.....	5	Outline Dimensions.....	19
ESD Caution.....	5	Ordering Guide.....	19
Pin Configuration and Function Descriptions.....	6		
Interface Schematics.....	6		

REVISION HISTORY**10/2024—Revision 0: Initial Version**

SPECIFICATIONS

1 GHz TO 2 GHz FREQUENCY RANGE

$V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, bias resistance (R_{BIAS}) = 300 Ω , and $T_{CASE} = 25^\circ\text{C}$, unless otherwise noted.

Table 1. 1 GHz to 2 GHz Frequency Range Specifications

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
FREQUENCY RANGE	1		2	GHz	
GAIN (S21)	12	14.5		dB	
Gain Variation over Temperature		0.01		dB/ $^\circ\text{C}$	
NOISE FIGURE		4.1		dB	
RETURN LOSS					
Input (S11)		9.6		dB	
Output (S22)		14		dB	
OUTPUT					
OP1dB		15.9		dBm	
Saturated Power (P_{SAT})		18.5		dBm	
OIP3		28		dBm	Measurement taken at output power (P_{OUT}) per tone = 4 dBm
Second-Order Intercept (OIP2)		37		dBm	Measurement taken at P_{OUT} per tone = 4 dBm
POWER ADDED EFFICIENCY (PAE)		9.4		%	Measured at P_{SAT}

2 GHz TO 18 GHz FREQUENCY RANGE

$V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$, and $T_{CASE} = 25^\circ\text{C}$, unless otherwise noted.

Table 2. 2 GHz to 18 GHz Frequency Range Specification

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
FREQUENCY RANGE	2		18	GHz	
S21	14	15.5		dB	
Gain Variation over Temperature		0.01		dB/ $^\circ\text{C}$	
NOISE FIGURE		3.3		dB	
RETURN LOSS					
S11		12		dB	
S22		19		dB	
OUTPUT					
OP1dB	14	16.6		dBm	
P_{SAT}		19.5		dBm	
OIP3		29		dBm	Measurement taken at P_{OUT} per tone = 4 dBm
OIP2		38		dBm	Measurement taken at P_{OUT} per tone = 4 dBm
PAE		11.6		%	Measured at P_{SAT}

SPECIFICATIONS

18 GHz TO 20 GHz FREQUENCY RANGE

$V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$, and $T_{CASE} = 25^\circ\text{C}$, unless otherwise noted.

Table 3. 18 GHz to 20 GHz Frequency Range Specification

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
FREQUENCY RANGE	18		20	GHz	
S21	13.4	15.9		dB	
Gain Variation over Temperature		0.01		dB/°C	
NOISE FIGURE		4.4		dB	
RETURN LOSS					
S11		12.5		dB	
S22		22.9		dB	
OUTPUT					
OP1dB		14		dBm	
P_{SAT}		18		dBm	
OIP3		27.6		dBm	Measurement taken at P_{OUT} per tone = 4 dBm
OIP2		51		dBm	Measurement taken at P_{OUT} per tone = 4 dBm
PAE		9		%	Measured at P_{SAT}

DC SPECIFICATIONS

$R_{BIAS} = 300\ \Omega$ and $T_{CASE} = 25^\circ\text{C}$, unless otherwise noted.

Table 4. DC Specification

Parameter	Min	Typ	Max	Unit
SUPPLY CURRENT				
I_{DQ}		110		mA
Amplifier Current (I_{DQ_AMP})		100		mA
RBIAS Current (I_{RBIAS})		10		mA
SUPPLY VOLTAGE				
V_{DD}	3	5	6	V

ABSOLUTE MAXIMUM RATINGS

Table 5. Absolute Maximum Ratings

Parameter	Rating
Drain Bias Voltage (V_{DD})	7 V
RF Input Power (RFIN)	See Figure 2
Continuous Power Dissipation (P_{DISS}), $T_{CASE} = 85^{\circ}C$ (Derate 17.98 mW/ $^{\circ}C$ Above 85 $^{\circ}C$)	1.618 W
Temperature	
Storage Range	-65 $^{\circ}C$ to +150 $^{\circ}C$
Operating Range	-55 $^{\circ}C$ to +125 $^{\circ}C$
Quiescent Channel ($T_{CASE} = 85^{\circ}C$, $V_{DD} = 5 V$, $I_{DQ} = 110 mA$, Input Power (P_{IN}) = Off)	115.6 $^{\circ}C$
Maximum Channel	175 $^{\circ}C$

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.




Figure 2. RF Input Power Absolute Maximum Ratings for Pulsed and Continuous Wave vs. Frequency, $T_{CASE} = 85^{\circ}C$

THERMAL RESISTANCE

Overall thermal performance is directly linked to the carrier or substrate on which the die is mounted. Careful attention is required with each material used in the thermal path below the IC. With an epoxy layer of nominal thickness assumed under the die, θ_{JC} is the thermal resistance from the die channel to the bottom of the epoxy layer.

Table 6. Thermal Resistance¹

Package Type	θ_{JC}	Unit
C-8-30		
Worst Case ²	55.6	$^{\circ}C/W$

¹ Thermal resistance varies with operating conditions.

² Worst case across all specified operating conditions, $T_{CASE} = 85^{\circ}C$.

ELECTROSTATIC DISCHARGE (ESD) RATINGS

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

Human body model (HBM) per ANSI/ESDA/JEDEC JS-001.

ESD Ratings for ADL8109CHIP

Table 7. ADL8109CHIP, 8-Pad CHIP

ESD Model	Withstand Threshold (V)	Class
HBM	± 400	1A

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 3. Pad Configuration

Table 8. Pad Function Descriptions

Pad No.	Mnemonic	Description
1	RBIAS	Bias Setting Resistor. Connect a resistor between RBIAS and VDD to set I_{DQ} . See Figure 47 and Table 9 for more details. See Figure 4 for the interface schematic.
2, 4, 6, 8	GND	Ground. See Figure 5 for the interface schematic.
3	RFIN	RF Input. The RFIN pad is DC-coupled to 0 V and AC matched to 50 Ω . No DC blocking capacitor is necessary when the RF line potential is equal to 0 V DC. See Figure 6 for the interface schematic.
5	VDD	Drain Bias. Connect the VDD pad to the supply voltage. See Figure 7 for the interface schematic.
7	RFOUT	RF Output. The RFOUT pad is AC-coupled and matched to 50 Ω . See RFOUT and VDD Interface Schematic for the interface schematic.
Die Bottom	GND	Die bottom must be connected to RF and DC ground.

INTERFACE SCHEMATICS




Figure 4. RBIAS Interface Schematic




Figure 5. GND Interface Schematic



Figure 6. RFIN Interface Schematic




Figure 7. RFOUT and VDD Interface Schematic

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 8. Broadband Gain and Return Loss (Input, S11, and Output, S22) vs. Frequency, $V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 11. Gain vs. Frequency for Various Temperatures, $V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 9. Gain vs. Frequency for Various Supply Voltages, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 12. Gain vs. Frequency for Various I_{DQ} Values, $V_{DD} = 5\text{ V}$




Figure 10. Input Return Loss vs. Frequency for Various Temperatures, $V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 13. Input Return Loss vs. Frequency for Various V_{DD} Values, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 14. Input Return Loss vs. Frequency for Various I_{DQ} Values, $V_{DD} = 5\text{ V}$




Figure 17. Output Return Loss vs. Frequency for Various Temperatures, $V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 15. Output Return Loss vs. Frequency for Various V_{DD} Values, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 18. Output Return Loss vs. Frequency for Various I_{DQ} Values, $V_{DD} = 5\text{ V}$




Figure 16. Reverse Isolation vs. Frequency for Various Temperatures, $V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 19. Reverse Isolation vs. Frequency for Various V_{DD} Values, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 20. Reverse Isolation vs. Frequency for Various I_{DQ} Values, $V_{DD} = 5\text{ V}$




Figure 23. Noise Figure vs. Frequency for Various Temperatures, $V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 21. Noise Figure vs. Frequency for Various V_{DD} Values, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 24. Noise Figure vs. Frequency for Various I_{DQ} Values, $V_{DD} = 5\text{ V}$




Figure 22. OP1dB vs. Frequency for Various Temperatures, $V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 25. OP1dB vs. Frequency for Various V_{DD} Values, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 26. OP1dB vs. Frequency for Various I_{DQ} Values, $V_{DD} = 5\text{ V}$




Figure 29. P_{SAT} vs. Frequency for Various Temperatures, $V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 27. P_{SAT} vs. Frequency for Various V_{DD} Values, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 30. P_{SAT} vs. Frequency for Various I_{DQ} Values, $V_{DD} = 5\text{ V}$




Figure 28. OIP3 vs. Frequency for Various Temperatures, $V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 31. OIP3 vs. Frequency for Various V_{DD} Values, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 32. OIP3 vs. Frequency for Various I_{DQ} Values, $V_{DD} = 5\text{ V}$




Figure 35. OIP2 vs. Frequency for Various Temperatures, $V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 33. OIP2 vs. Frequency for Various V_{DD} Values, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 36. OIP2 vs. Frequency for Various I_{DQ} Values, $V_{DD} = 5\text{ V}$




Figure 34. I_{DQ} vs. P_{IN} for Various Frequencies, $V_{DD} = 5\text{ V}$, $R_{BIAS} = 300\ \Omega$




Figure 37. P_{DISS} vs. P_{IN} for Various Frequencies, $V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$ at 125°C

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 38. PAE Measured at OP1dB vs. Frequency for Various Temperatures, $V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 41. PAE Measured at P_{SAT} vs. Frequency for Various Temperatures, $V_{DD} = 5\text{ V}$, $I_{DQ} = 110\text{ mA}$, $R_{BIAS} = 300\ \Omega$




Figure 39. P_{OUT} , Gain, PAE at 1 GHz, and Power Supply Current (I_{DD}) vs. P_{IN} , $V_{DD} = 5\text{ V}$, $R_{BIAS} = 300\ \Omega$




Figure 42. P_{OUT} , Gain, PAE at 10 GHz, and I_{DD} vs. P_{IN} , $V_{DD} = 5\text{ V}$, $R_{BIAS} = 300\ \Omega$




Figure 40. P_{OUT} , Gain, PAE at 18 GHz, and I_{DD} vs. P_{IN} , $V_{DD} = 5\text{ V}$, $R_{BIAS} = 300\ \Omega$




Figure 43. P_{OUT} , Gain, PAE at 20 GHz, and I_{DD} vs. P_{IN} , $V_{DD} = 5\text{ V}$, $R_{BIAS} = 300\ \Omega$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 44. I_{DQ} vs. R_{BIAS} at Various Supply Voltages, 0 Ω to 0.5 $k\Omega$




Figure 45. I_{DQ} vs. R_{BIAS} at Various Supply Voltages, 0.5 $k\Omega$ to 5.5 $k\Omega$

THEORY OF OPERATION

The ADL8109CHIP is a wideband LNA that operates from 1 GHz to 20 GHz. A simplified block diagram is shown in [Figure 46](#).

The RFIN pad is DC-coupled to 0 V and AC matched to 50 Ω . No DC blocking capacitor is necessary when the RF line potential is equal to 0 V DC. The RF output is AC-coupled. No external matching components are required. To adjust the I_{DQ} , connect a supply-referenced external resistor to the RBIAS pad.




Figure 46. Simplified Schematic

045

APPLICATIONS INFORMATION

The basic connections for operating the ADL8109CHIP from 1 GHz to 20 GHz are shown in Figure 47. No external biasing inductor is required for this device. It is recommended to use 1 μ F and 1000 pF power supply decoupling capacitors for the VDD pad. To set I_{DQ} , connect a resistor between the RBIAS and VDD pads; 300 Ω is recommended, which results in a nominal I_{DQ} of 110 mA.

The RF input is shown as DC-coupled. If the RF input is driven by a signal with a bias level that is not equal to 0 V, an external AC-coupling capacitor must be used.

Table 9 details the resulting I_{DQ} for various R_{BIAS} values where the resistor is tied to 5 V.

The circuit shown in Figure 47 represents the configuration used to characterize and qualify the ADL8109CHIP.

Table 9. Recommended R_{BIAS} Values for $V_{DD} = 5$ V

R_{BIAS} (Ω)	I_{DQ} (mA)	I_{DQ_AMP} (mA)	I_{RBIAS} (mA)
672	50	44.7	5.3
456	70	62.7	7.3
353	90	81.2	8.8
300	110	100	10
263	130	119.2	10.8




Figure 47. Typical Application Circuit

046

RECOMMENDED BIAS SEQUENCE

To avoid damaging the ADL8109CHIP, careful attention must be paid to the power-up and power-down sequence of the RF input, drain bias voltage, and RBIAS voltage.

POWER-UP SEQUENCE

The following power-up sequence is recommended:

1. Connect the power supply grounds to GND.
2. Set VDD and RBIAS to 5 V.
3. Apply the RF signal.

POWER-DOWN SEQUENCE

The following power-down sequence is recommended:

1. Turn off the RF signal.
2. Decrease VDD and RBIAS to 0 V.

ASSEMBLY DIAGRAM




Figure 48. Assembly Diagram

64T

MOUNTING AND BONDING TECHNIQUES FOR MILLIMETERWAVE, GAAS, MONOLITHIC MICROWAVE ICs (MMICs)

Attach the die directly to the ground plane with high thermal conductive epoxy (see the [Handling Precaution](#) section, the [Mounting](#) section, and the [Wire Bonding](#) section).

Place the microstrip substrates as close to the die as possible to minimize the wire bond length. Typical die substrate spacing is 0.076 mm to 0.152 mm (3 mil to 6 mil).




Figure 49. Input Wire Bonding and Substrate Spacing




Figure 50. Output Wire Bonding and Substrate Spacing

HANDLING PRECAUTION

To avoid permanent damage, follow these storage, cleanliness, static sensitivity, transient, and general handling precautions:

- ▶ Place all bare die in either waffle- or gel-based ESD protective containers and then seal the die in an ESD protective bag for shipment. After the sealed ESD protective bag is opened, store all dies in a dry nitrogen environment.
- ▶ Handle the chip in a clean environment. Do not attempt to clean the chip using liquid cleaning systems.
- ▶ Follow ESD precautions to protect against ESD strikes.
- ▶ While bias is applied, suppress instrument and bias supply transients. Use shielded signal and bias cables to minimize inductive pickup.
- ▶ Handle the chip along the edges with a vacuum collet or with a sharp pair of tweezers. The surface of the chip has fragile air bridges and must not be touched with a vacuum collet, tweezers, or fingers.

MOUNTING

Before the die is attached, apply enough epoxy to the mounting surface so that a thin epoxy fillet is observed around the perimeter of the chip after it is placed into position. Cure the epoxy per the schedule of the manufacturer.

WIRE BONDING

RF bonds made with 1 mil gold wire are recommended for the RF ports. These bonds must be thermosonically bonded with a force of 40 g to 60 g. Thermosonically bonded DC bonds of 0.025 mm diameter (0.001 in) are recommended. Create ball bonds with a force of 40 g to 50 g and wedge bonds with a force of 18 g to 22 g. Create all bonds with a nominal stage temperature of 150°C. Apply the minimum amount of ultrasonic energy (depending on the process and package used) to achieve reliable bonds. Keep all bonds as short as possible, less than 0.31 mm (12 mil).

OUTLINE DIMENSIONS




Figure 51. 8-Pad Bare Die [CHIP]
C-8-30
Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADL8109CHIP	-55°C to +125°C	8-Pad Bare Die [CHIP]	C-8-30

¹ Z = RoHS Compliant Part.