

Miniature 12W DC-DC Flyback Converter Using the MAX17596

MAXREFDES1247

Introduction

The MAXREFDES1247 is a miniature, 12V output, isolated power supply that can deliver up to 1A of load current. The design uses the MAX17596 peak-current-mode controller in discontinuous-conduction mode (DCM) flyback topology running at 125kHz. The input voltage range of the MAX17596 is 4.5V to 36V. However, an extra bias winding from the transformer is used to power the controller. This allows the input operating voltage to go up to 60V for this design.

The transformer provides a galvanic isolation of $1500V_{RMS}$ between the primary and the secondary. In addition, an optocoupler is used to provide secondary-side feedback to the controller for voltage regulation while maintaining isolation. This document also discusses a step-by-step procedure to implement this reference design and presents design equations for the calculation of all the design parameters. These equations show how to calculate the component values to allow users to modify this design for their applications. Key features of the MAXREFDES1247 are as follows:

- Miniature Design Optimized for Small Size
- 17V to 60V Input Range
- Isolated Output of 12V DC at 12W
- Cycle-by-Cycle Current Limit
- Resistor-Programmable UVLO/OVI Threshold
- Low-Cost DCM Flyback Design
- Galvanic Isolation Up to 1500V_{RMS}
- Proven PCB Layout
- Fully Assembled and Tested

Table 1 shows an overview of the design specification.

Table 1. Design Specification

PARAMETER	SYMBOL	MIN	MAX
Input Voltage	V _{IN}	17V	60V
Switching Frequency	f _{SW}	125kHz	
Maximum Efficiency	η	88.9%	
Output Voltage	V _{OUT}	12V	
Output-Voltage Ripple	ΔV_{OUT}	1% of V _{OUT} max	
Output Current	I _{out}	0	1A
Output Power	P _{OUT}	12W	

Designed-Built-Tested

This document describes the hardware shown in Figure 1 and Figure 2. It provides a detailed, systematic technical guide to designing a DC-DC DCM flyback using Maxim's MAX17596 current-mode controller. The power supply has been built and tested, details of which follow later in this document.



Figure 1. MAXREFDES1247 hardware - top.




Figure 2. MAXREFDES1247 hardware - bottom.

Rev 0; 2/20 Maxim Integrated | 1

Generic Isolated Power Supply

Figure 3 shows a generic, isolated power-supply block diagram. It consists of a power stage, isolation transformer, rectifier, secondary-side error amplifier, and optocoupler to provide feedback for the primary-side control. Different isolated power supplies are different depending upon how the transformer is being used in them.




Figure 3. Generic isolated power supply.

Flyback Principle

A transformer in a flyback configuration acts differently than its usual operation of transformation of energy from primary to secondary. During a transformer's usual operation, both primary and secondary windings conduct together at the same time to make the transfer of energy possible from primary to secondary. In a flyback configuration, the primary and secondary windings do not conduct at the same time and the transformer acts more like a coupled inductor. Note that in this document we have used the following notations for the transformer turns ratio:

$$K = \frac{N_P}{N_S}$$
$$k = \frac{N_S}{N_P}$$

This means an upper-case K for primary turns/secondary turns and a lower-case k for secondary turns/primary turns.

Figure 4 shows a simple flyback topology that consists of a transformer whose primary winding is connected to the drain of a switching MOSFET. The source of the MOSFET is connected to ground. The secondary winding is connected to the output capacitor through a rectifier diode. In this flyback configuration, the current flows into the primary winding during the on-time of the switching period and flows into the secondary winding during the off-time of the switching period.

During the on-time when the primary switch is closed, a current (I_P) flows through the primary winding as shown in Figure 5. Current I_P can be written as follows:

$$I_{P}(t) = \frac{1}{L_{P}} \int_{0}^{t} V_{IN} d\tau = \frac{1}{L_{P}} V_{IN} t$$

The peak magnitude of the primary current can be written as follows:

$$I_{P-P} = \frac{1}{L_P} \int_{0}^{t_{ON}} V_{IN} d\tau = \frac{1}{L_P} V_{IN} t_{ON}$$

In the secondary winding, a negative voltage is induced due to the current flowing in to the primary. The rectifier diode is reverse-biased and no current is flowing in the secondary winding. The induced voltage in the primary can be written as:

$$V_S(t) = L_S \times \frac{dI_P(t)}{dt}$$

During the off-time when the primary switch opens, as shown in Figure 6, the magnetic field in the primary winding collapses and the voltage at the winding reverses, while current keeps flowing in the same direction until the field fades away.

The secondary current (I_S) flows, and the secondary and rectifier diode is forward-biased. The output voltage (V_{OUT}) is now available across the secondary coil if we ignore the forward-voltage drop of the rectifier diode. The secondary winding voltage is now flown away to the primary side as K x V_{OUT} . This voltage is present across the switch until the current in the secondary winding decays to zero. Total voltage available across the switch during the off-time can be written as:

$$V_{SW} = V_{IN} + K \times V_{OUT}$$

This voltage also causes the breakdown of the magnetic flux in the primary winding (no current is flowing in the primary winding after this reset). Here we can see that, unlike a usual transformer action where current flows in both the windings at the same time, in a flyback transformer the current flows into the primary winding during the on-time and into the secondary winding during the off-time. This is why we use the term "coupled storage inductor" for transformers used in flyback operation. It should be noted, though, that mechanically these transformers are like any transformer. Use in flyback operations makes transformers act differently as coupled inductors. The required duty cycle for a given input voltage and output voltage can be calculated from:

$$D = \frac{V_{OUT}}{V_{OUT} + V_{IN}}$$

where:

$$V_{IN} = (V_{OUT} + V_F) \times \frac{N_P}{N_S}$$

Figure 7 shows a typical continuous-conduction mode (CCM) flyback primary and secondary winding current, and Figure 8 shows a typical DCM flyback waveform.




Figure 4. Simple flyback topology.




Figure 5. Flyback topology during on-time, t_{ON}.




Figure 6. Flyback topology during off-time, $t_{\rm OFF}$.




Figure 7. A typical CCM flyback primary and secondary winding current.




Figure 8. A typical DCM flyback topology waveform.

Design Procedure for DC-DC Flyback Using MAX17596

Now that the basic principle of the DCM flyback is understood, a practical design can be illustrated. The design parameters are obtained by using expressions given in Maxim **Application Note 5504**. This document is primarily concerned with the power stage and the feedback loop design, and is intended to complement the information contained in the MAX17596 data sheet.

Flyback converters can be operated in DCM or CCM. The component choices, stress level in power devices, and controller design vary depending on the operating mode of the converter. The design discussed in this document is a DCM design and expressions for calculating component values and ratings are presented to achieve the design goals.

Step 1: Switching Frequency Selection

For this design, we selected a 125kHz switching frequency. The MAX17596 switching frequency is programmable between 100kHz and 1000kHz with resistor $R_{\rm RT}$ connected between RT and SGND. $R_{\rm RT}$ is calculated as follows:

$$R_{RT} = \frac{10^{10}}{f_{SW}} \Omega$$
$$= \frac{10^{10}}{125k} = 80k\Omega$$

A standard $80.6k\Omega$ resistor was selected, $R_{RT} = 80.6k\Omega$.

Step 2: Transformer Magnetizing Inductance and Turns Ratio

In a DCM flyback converter, the energy stored in the primary inductance of the flyback transformer is delivered entirely to the output. The maximum primary-inductance value for which the converter remains in DCM at all operating conditions can be calculated as:

$$L_{PRI} \le \frac{0.4 \times (V_{INMIN} \times D_{MAX})^2}{(V_{OUT} + V_{D}) \times I_{OUT} \times f_{SW}}$$

where:

 $D_{MAX} = 0.43V$

 V_D = 0.76V is the forward-voltage drop of the rectifier diode of the secondary winding.

In this application, the DC input voltage varies from 17V DC to 36V DC. Substitute the values in the expression of L_{PRI} as follows:

$$L_{PRI} \le \frac{0.4 \times \left(17 \times 0.43\right)^2}{\left(12 + 0.76\right) \times 1 \times 125k} = 13.4 \mu H$$

For our design, L_{PRI} was chosen as $13\mu H$, L_{PRI} = $13\mu H$.

The leakage inductance of the transformer should be targeted as low as possible. For this design, we achieved a 1.5% leakage inductance of 0.195µH, L_{LKG} = 0.195µH. A customized transformer 750318409 from Würth Electronik is used in this design. This transformer also fulfills the turns ratio specification and the primary/secondary current requirements of the design that is calculated step by step in this document. The transformer has a dielectric isolation specification of 1500V AC.

Step 3: Maximum Duty-Cycle Calculation with Selected Lpri

Use the following expressions to calculate the maximum duty cycle of the converter for the selected frequency and magnetizing inductance:

$$D_{NEW} = \frac{\sqrt{2.5 \times L_{PRI} \times V_{OUT} \times I_{OUT} \times f_{SW}}}{V_{INMIN}}$$
$$= \frac{\sqrt{2.5 \times 13\mu \times 12 \times 1 \times 125k}}{17} = 0.420$$

Calculate the required transformer turns ratio (k) using the following expression:

$$k = \frac{N_S}{N_P} = \frac{(V_{OUT} + V_D) \times (1 - D_{NEW})}{D_{NEW} \times V_{INMIN}}$$
$$= \frac{(12 + 0.7) \times (1 - 0.420)}{0.420 \times 17} = 1$$

For the present design, k was chosen as 1:1.

Step 4: Peak/RMS Current Calculation

Primary and secondary RMS and primary peak current calculations are needed to design the transformer in switched-mode power supplies. Also, primary peak current is used in setting the current limit. Use the following expressions to calculate the primary and secondary peak and RMS currents:

$$\begin{split} I_{PRIPEAK} &= \frac{V_{INMIN} \times D_{NEW}}{L_{PRI} \times f_{SW}} = \frac{17 \times 0.420}{13 \mu \times 125 kHz} = 4.3 A \\ I_{PRIRMS} &= I_{PRIPEAK} \times \sqrt{\frac{D_{NEW}}{3}} = 4.3 \times \sqrt{\frac{0.420}{3}} = 1.58 A \\ I_{SECPEAK} &= \frac{I_{PRIPEAK}}{k} = \frac{4.3}{1} = 4.3 A \\ I_{SECRMS} &= \sqrt{\frac{2 \times I_{OUT} \times I_{PRIPEAK}}{3 \times k}} = 1.63 A \end{split}$$

Step 5: Current-Limit Resistor Calculation

For the current-limit setting, the peak current can be calculated as follows:

$$I_{LIM} = 1.2 \text{ x } I_{PRIPEAK} = 1.2 \text{ x } 4.3 = 5.15 \text{A}$$

The device includes a robust overcurrent protection scheme that protects the device under overload and short-circuit conditions. A current-sense resistor connected between the source of the MOSFET and PGND sets the peak current limit. The current-limit comparator has a voltage trip level ($V_{\text{CS-PEAK}}$) of 300mV. Use the following equation to calculate the value of R_{CS} :

$$R_{CS} = \frac{305m}{I_{MOSFET}} = \frac{305m}{5.15} = 59.15m\Omega$$

where I_{MOSFET} is the peak current flowing through the MOSFET. A typical $56m\Omega$ current-sense resistor is selected, R_{CS} = $56m\Omega.$

Step 6: MOSFET Selection

MOSFET selection criteria includes maximum drain voltage, peak/RMS current in the primary, and maximum allowable power dissipation of the package without exceeding the junction temperature limits. The voltage seen by the MOSFET drain is the sum of the input voltage, the reflected secondary voltage on the transformer primary, and the leakage inductance spike. The MOSFET's absolute maximum V_{DS} rating must be higher than the worst-case drain voltage as follows:

$$V_{DSMAX} = V_{INMAX} + \left(\frac{2.5 \times (V_{OUT} + V_{D})}{k}\right)$$
$$= 60 + \left(\frac{2.5 \times (24 + 0.7)}{2}\right) = 90.78V$$

For this application, we chose the Infineon® IRLR3110ZTRPbF 100V, 63A n-channel MOSFET as the primary MOSFET.

Step 7: Snubber Selection

An RCD snubber reduces the maximum voltage stress on the MOSFET by clamping the voltage level. However, it also dissipates power and reduces efficiency. RCD snubbers may not always be required; however, it is always a good idea to leave placeholders in the board for RCD and RC snubbers. Ideally, the external MOSFET experiences a drain-source voltage stress equal to the sum of the input voltage and the reflected voltage across the primary winding during the off period of the MOSFET. In practice, parasitic inductors and capacitors in the circuit, such as leakage inductance of the flyback transformer, cause voltage overshoot and ringing in addition to the ideally

expected voltage stress. Snubber circuits are used to limit the voltage overshoots to safe levels within the voltage rating of the external MOSFET. The snubber capacitor can be calculated using the following expression:

$$\begin{split} C_{SNUB} &= \frac{2 \times L_{LK} \times I_{PRIPEAK}^2 \times k^2}{V_{OUT}^2} \\ &= \frac{2 \times 0.195 \mu \times 4.3^2 \times 1^2}{12^2} = 54.5 \, nF \end{split}$$

Considering the derating of the capacitor, we selected a 100nF capacitor, $C_{SNUB} = 100nF$.

The power that must be dissipated in the snubber resistor is calculated using the following expression:

$$\begin{aligned} P_{SNUB} &= 0.833 \times L_{LKG} \times I_{PRIPEAK}^{2} \times f_{SW} \\ &= 0.833 \times 0.195 \mu \times 4.3^{2} \times 125 k = 0.375W \end{aligned}$$

The snubber resistor is calculated based on the following expression:

$$R_{SNUB} = \frac{6.25 \times V_{OUT}^2}{P_{SNUB} \times k^2} = \frac{6.25 \times 12^2}{0.375 \times 1^2} = 2.199 k\Omega$$

A standard $2k\Omega$, 0.5W resistor was selected, R_{SNUB} = $2k\Omega$. The voltage rating of the snubber diode is:

$$V_{DSNUB} = V_{INMAX} + (2.5 \times \frac{V_{OUT}}{k})$$
$$= 60 + (2.5 \times \frac{12}{1}) = 87.8V$$

We selected the Micro Commercial Components® SMD110PL 100V, 1A diode as the snubber diode.

Step 8: Secondary Rectifier Diode Selection

The maximum operating reverse voltage rating of the secondary rectifier diode must be higher than the sum of the output voltage and the reflected input voltage. We use the following expression to calculate the secondary diode voltage rating:

$$V_{SEC,DIODE} = 1.25 \times (k \times V_{INMAX} + V_{OUT})$$

= 1.25 \times (1 \times 60 + 12) = 95.77V

The current rating of the secondary diode should be selected so that the power loss in the diode (given as the product of forward-voltage drop and the average diode current) should be low enough to ensure that the junction temperature is within limits. It is recommended to select fast-recovery diodes with a recovery time less than 50ns, or Schottky diodes with low junction capacitance.

Infineon is a registered trademark of Infineon Technologies AG.

Micro Commercial Components is a registered trademark of Micro Commercial Components Corporation.

We selected the STMicroelectronics® STPS30SM100SG 100V, 30A ultra-fast recovery diode as a secondary rectifier diode.

Step 9: Feedback Resistor (R_U, R_B) Selection

A standard $10k\Omega$ resistor was selected, $R_B = 10k\Omega$.

$$R_{U} = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R_{B}$$

where V_{REF} is the reference set by the secondary-side controller. (V_{REF} = 2.5V for the Texas Instruments[®] TL431AQDBZRQ1 shunt regulator used in this design.)

$$R_U = \left(\frac{12}{2.5} - 1\right) \times 10k = 38k\Omega$$

A standard $39k\Omega$ resistor was selected, $R_U = 39k\Omega$.

Step 10: Soft-Start Capacitor Selection

The soft-start period for the devices can be programmed by selecting the value of the capacitor C_{SS} connected from the SS pin to SGND. Capacitor C_{SS} can be calculated as:

$$C_{SS} = 8.264 \times t_{SS}$$

where t_{SS} is expressed in ms and the resultant value of C_{SS} is in nF.

$$C_{SS} = 8.264 \text{ x } t_{SS} = 8.264 \text{ x } 12 = 99.17 \text{nF}$$

A standard 100nF was selected as the soft-start capacitor, C_{SS} = 100nF.

Step 11: Input Capacitor Selection

For DC-DC applications, X7R ceramic capacitors are recommended due to their stability over the operating temperature range. The effective series resistance (ESR) and effective series inductance (ESL) of a ceramic capacitor are relatively low, so the ripple voltage is dominated by the capacitive component. For the flyback converter, the input capacitor supplies the current when the main switch is on. We used the following equation to calculate the input capacitor for a specified peak-to-peak input switching ripple:

$$C_{IN} = \frac{D_{NEW} \times I_{PRIPEAK} \left[1 - \left(0.5 \times D_{NEW}\right)\right]^{2}}{2 \times f_{SW} \times V_{IN} \text{ RIP}}$$

Step 12: Output Capacitor Selection

X7R ceramic output capacitors are preferred in industrial applications due to their stability over temperature. The output capacitor is usually sized to support a step load of a certain percentage of the rated output current so that the output-voltage deviation is contained to 3% of

the rated output voltage. The output capacitance can be calculated by using the following expressions:

$$t_{RESPONSE} \cong \left(\frac{0.33}{f_C} + \frac{1}{f_{SW}}\right)$$

$$C_{OUT} = \frac{I_{STEP} \times t_{RESPONSE}}{\Delta V_{OUT}}$$

where I_{STEP} is the load step, $t_{RESPONSE}$ is the response time of the controller, ΔV_{OUT} is the allowable output voltage deviation, and f_C is the target closed-loop crossover frequency. In our application, we selected $f_C = 5 \text{kHz}$.

$$I_{STEP} = 0.5 \times I_{OUT} = 0.5 \times 1 = 0.5 \text{A} (50\% \text{ of } I_{OUT})$$

$$\Delta V_{OUT} = 0.03 \times 12 = 360 mV \ (3\% \ of \ V_{OUT}, \ typ)$$

$$t_{RESPONSE} \cong \left(\frac{0.33}{5k} + \frac{1}{125k}\right) = 74\mu s$$

$$C_{OUT} = \frac{I_{STEP} \times t_{RESPONSE}}{2 \times \Delta V_{OUT}} = \frac{0.5 \times 74 \mu}{2 \times 0.360} = 102.7 \mu F$$

A $47\mu F$, 50V polymer capacitor is used in parallel with three $47\mu F$, 16V multilayer ceramic chip capacitors (MLCCs) as output capacitance for this design.

Capacitor values change with temperature and applied voltage. Refer to the capacitor data sheets to select capacitors that guarantee the required output capacitance across the operating range. For design calculations, use the worst-case derated value of capacitance based on temperature range and applied voltage. In our case, the worst-case derated value of the capacitors is 103.8µF.

For the flyback converter, the output capacitor supplies the load current when the main switch is on, and therefore the output-voltage ripple is a function of load current and duty cycle. Use the following expression to estimate the output capacitor ripple:

$$\Delta V_{COUT} = \frac{I_{OUT} \times \left[I_{PRIPEAK} - \left(K \times I_{OUT}\right)\right]^{2}}{I_{PRIPEAK}^{2} \times f_{SW} \times C_{OUT}}$$
$$= \frac{1 \times \left[4.3 - \left(1 \times 1\right)\right]^{2}}{4.3^{2} \times 125 \text{kHz} \times 103.8 \mu} = 43.3 \text{mV}$$

Step 13: Loop Compensation

Optocoupler feedback is used in isolated flyback converter designs for precise control of isolated output voltage. Figure 9 shows the overall scheme of the optocoupler feedback.

Use R_{FB} = 470 Ω (typ) for an optocoupler transistor current of 1mA. Select R1 = 49.9k Ω and R2 = 22k Ω (typical values) to use the full range of available COMP voltage. U3 is a low-voltage, adjustable shunt regulator with a 2.5V reference voltage. In this design, we selected a Texas Instruments TL431AQDBZRQ1 2.5V shunt regulator.

STMicroelectronics is a registered trademark of STMicroelectronics, Inc.
Texas Instruments is a registered trademark of Texas Instruments Incorporated.

Calculate R_{LED} using the following expression:

$$R_{LED} = 400 \times CTR \times (V_{OUT} - 2.7)$$
$$= 400 \times 1 \times (12 - 2.7) = 3.72k\Omega$$

A standard $3.65k\Omega$ resistor was selected, $R_{LED} = 3.65k\Omega$.

The bandwidth of typical optocouplers limits the achievable closed-loop bandwidth of opto-isolated converters. Considering this limitation, the closed-loop crossover frequency can be chosen at the nominal input voltage by selecting $f_C = 5kHz$. Closed-loop compensation values are designed based on the open-loop gain at the desired crossover frequency (f_C). The open-loop at f_C is calculated using the following expressions:

$$f_P = \frac{I_{OUT}}{\pi \times V_{OUT} \times C_{OUT}} = \frac{1}{\pi \times 24 \times 103.8 \mu} = 255 Hz$$

$$\begin{split} G_{PLANT} = & \frac{f_{P}}{f_{C}} \times \sqrt{\frac{L_{PRI} \times f_{SW} \times V_{OUT}}{8 \times I_{OUT}}} \times \frac{V_{IN}}{V_{IN} \times R_{CS} + 50 \times 10^{3} \times L_{PRI}} \\ = & \frac{255}{5kHz} \times \sqrt{\frac{13\mu \times 125k \times 12}{8 \times 1}} \times \frac{60}{60 \times 56m + 50 \times 10^{3} \times 13\mu} \\ = & 0.051 \times 1.56 \times 14.96 = 1.19 \end{split}$$

Three controller configurations are suggested in Application Note 5504 based on open-loop gain and the R_{LED} value. For typical designs, the current transfer ratio (CTR) of the optocoupler designs can be assumed to be unity. It is known that the comparator and gate-driver delays associated with the input-voltage variations affect the optocoupler CTR. Depending on the optocoupler selected, variations in CTR cause wide variations in the bandwidth of the closed-loop system across the input-voltage operating range. It is recommended to select an optocoupler

with fewer CTR variations across the operating range. Checking the condition as stated in Application Note 5504:

$$G_{PLANT} \times CTR \times \frac{R_{FB}}{R_{LED}} \times \frac{R_1}{R_2} = 1.19 \times 1 \times \frac{470}{3.65k} \times \frac{49.9k}{22k}$$

= 0.345

As stated in **Application Note 5504**, because 0.345 < 0.8, configuration 1 is selected. Figure 10 shows a typical schematic of configuration 1. The R_F value can be calculated from the following expression:

$$\begin{split} R_F = & \left[\frac{R_{LED} \times R2}{G_{PLANT} \times CTR \times R_{FB} \times R1} - 1 \right] \times R_U \\ = & \left[\frac{3.65 \text{k}\Omega \times 22 \text{k}\Omega}{1.19 \times 1 \times 470 \times 49.9 \text{k}\Omega} - 1 \right] \times 39 \text{k}\Omega = 71.7 \text{k}\Omega \end{split}$$

A typical 71.5k Ω value is selected as R_F, R_F = 71.5k Ω . The C_F value can be calculated as follows:

$$\begin{split} C_F &= \frac{1}{2\pi \times \left(R_U + R_F\right) \times f_P} \\ &= \frac{1}{2\pi \times \left(39 k\Omega + 71.5 k\Omega\right) \times 255} = 5.6 nF \end{split}$$

A standard 4.7nF capacitor was selected, $C_F = 4.7nF$. The C_{CF1} value can be calculated as follows:

$$C_{CF1} = \frac{1}{\pi \times R_F \times f_{SW}}$$
$$= \frac{1}{\pi \times 71.5 \text{k}\Omega \times 125 \text{kHz}} = 35.6 \text{pF}$$

A standard 39pF capacitor was selected, C_{CF1} = 39pF.




Figure 9. A typical optocoupler-based feedback compensation.

Step 14: EN/UVLO and OVI Setting

The device's EN/UVLO pin serves as an enable/disable input, as well as an accurate, programmable-input UVLO pin. The device does not commence startup operation unless the EN/UVLO pin voltage exceeds 1.21V. The device turns off if the EN/UVLO pin voltage falls below 1.15V. A resistor-divider from the input DC bus to ground can be used to divide down and apply a fraction of the input DC voltage (V_{DC}) to the EN/UVLO pin. The values of the resistor-divider can be selected so the EN/UVLO pin voltage exceeds the 1.23V turn-on threshold at the desired input DC bus voltage. The same resistor-divider can be modified with an additional resistor (R_{OVI}) to implement input overvoltage protection in addition to the EN/UVLO functionality as shown in Figure 11.

When voltage at the OVI pin exceeds 1.21V, the device stops switching and resumes switching operations only if voltage at the OVI pin falls below 1.15V. For given values of the startup DC input voltage (VSTART) and input overvoltage-protection voltage (V_{OVI}), the resistor values for the resistor-divider can be calculated as follows:

$$R_{EN} = R_{OVI} \times \left(\frac{V_{OVI}}{V_{START}} - 1 \right)$$

Select R_{OVI} = 10k Ω , where V_{OVI} = maximum allowed overvoltage = 61V.

$$R_{EN} = 10k \times \left(\frac{61}{17} - 1\right) = 25.5k\Omega$$

A standard $30k\Omega$ resistor was selected, $R_{EN} = 30k\Omega$.

The same resistor-divider can be modified to implement input overvoltage protection. When the voltage at the OVI pin exceeds 1.215V (typ), the device stops switching. The




Figure 11. Programming EN/UVLO and OVI.

device resumes switching operations only if the voltage at the OVI pin falls below 1.1V (typ).

$$R_{EN_TOP} = \left[R_{OVI} + R_{EN}\right] \times \left[\frac{V_{START}}{1.21} - 1\right]$$
$$= \left[10k + 25.5k\right] \times \left[\frac{17}{1.21} - 1\right] = 463k\Omega$$

A standard $470k\Omega$ resistor was selected, $R_{EN\ TOP} = 470k\Omega$.

Design Resources

Download the complete set of Design Resources including the schematics, bill of materials, PCB layout, and test files.




Figure 10. Optocoupler feedback compensation configuration 1 schematic.

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	2/20	Initial release	_

Maxim Integrated www.maximintegrated.com

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.