


REVISIONS			
REV	DESCRIPTION	DATE	APPROVED
A	INITIAL RELEASE	28JAN20	A. SERQUINA

SPECIFICATIONS:


- ROHS COMPLIANCE NOTE: HOMOGENOUS MATERIALS IN THIS BOARD SHALL BE COMPLIANT THE EU RoHS DIRECTIVE 2002/95/EC
- MATERIALS: ALL LAMINATES AND BONDING MATERIALS SHOULD BE SELECTED FROM IPC-4101 OR IPC-4103, MINIMUM Tg>170degC, Td>300degC, U.L. RATING OF 94 V-0
- MATERIAL FAMILY: ISOLA 370HR
- CLADDING: EXTERNAL LAYERS .5 OZ. COPPER, OVERPLATE TO 1.5OZ. INTERNAL LAYERS 1 OZ. COPPER.
- NOTE: IF THE LAYER STACKUP CONFLICTS WITH THE ABOVE CLADDING SPECIFICATIONS THEN THE LAYER STACKUP SHALL TAKE PRECEDENCE.
- SOLDER MASK: SHALL BE LIQUID PHOTOIMAGEABLE (LPI) APPLIED ON BOTH SIDES OVER BARE COPPER OR GOLD AND SHALL MEET IPC-SM-840 (LATEST REV.) CLASS 3. COLOR GREEN.
- SILK SCREEN: SHALL BE PERMANENT NON-CONDUCTIVE EPOXY INK, COLOR: WHITE SYNTHETIC INKJET PRINTING ALLOWED FOR DENSE BOARDS, COLOR: WHITE
- SURFACE FINISH: ENIG (Electroless Nickel/Immersion Gold) PER IPC-4552 LATEST REVISION
- INTENTIONAL SHORTS: IF SUPPLIED DATA INCLUDES A FILE "READ_ME.2", THEN INTENTIONAL NET SHORTS EXIST. CUSTOMER REVIEW AND APPROVAL IS REQUIRED IF SUPPLIED DATA REPORTS ANY CONDITION THAT DOES NOT MATCH "READ_ME.2" FILE PROVIDED.
- TEST REQUIREMENTS: 100% NETLIST ELECTRICAL VERIFICATION USING CUSTOMER SUPPLIED IPC-D-356 NETLIST FOR OPENS AND SHORTS WHEN "GERBER DATA" IS PROVIDED. THIS VERIFICATION ALSO REQUIRED FOR "ODB++" DATA PER EMBEDDED NETLIST.

REQUIREMENTS:

- REFER TO IPC-6010 SERIES (LATEST REV.), CLASS 2 FOR FABRICATION UNLESS OTHERWISE SPECIFIED.
- ACCEPTABILITY PER ANALOG DEVICES, INC. SPECIFICATION TST00115, (LATEST REVISION.)
- MODIFICATIONS TO THE ARTWORK ARE NOT ALLOWED WITHOUT WRITTEN AUTHORIZATION.
- HOLE PATTERN TOLERANCES FOR UNDIMENSIONED HOLES SHALL BE A DIAMETER OF 0.005 INCHES FROM THEIR TRUE POSITION.
- PLATED HOLE WALL THICKNESS SHALL NOT BE LESS THAN 0.001 INCH MINIMUM AVERAGE, WITH NO READING LESS THAN .0008 BY CROSS SECTION.
- HOLE DIAMETERS APPLY AFTER PLATING.
- FINISHED CONDUCTOR WIDTHS SHALL NOT BE REDUCED FROM THE NOMINAL INDICATED ON THE MASTER PATTERN, BY MORE THAN THE CONDUCTOR THICKNESS.
- MINIMUM DESIGN LINE WIDTH IS .010 INCH.
- MINIMUM DESIGN SPACING IS .008 INCH.
- NON-FUNCTIONAL PAD REMOVAL FROM INNER SIGNAL LAYERS MAY BE PERFORMED AFTER CUSTOMER APPROVAL.
- IF PAD SIZES PROVIDED ARE NOT LARGE ENOUGH TO MAINTAIN ANNULAR RING REQUIREMENT, MFG. MAY REQUEST APPROVAL TO TEAR DROP PADS TO MAINTAIN ANNULAR RING. (AT PAD TO TRACE INTERSECTION ONLY AND ELECTRICAL INTEGRITY MUST BE MAINTAINED.)
- THIEVING MAY BE ADDED TO COMPENSATE FOR LOW COPPER DENSITY AREAS ON THIS DESIGN ONLY AFTER REVIEW AND APPROVAL FROM THE CUSTOMER:
 - THIEVING TO CARD EDGE, FIDUCIALS, NON-PLATED THROUGH HOLES, ALL OTHER FEATURES TO BE 0.200 INCH MINIMUM.
 - THERE SHALL BE NO THIEVING IN ANY AREAS FREE OF SOLDER MASK OR INTERNAL COPPER PLANES.
- MFG. TO LEGIBLY ETCH OR STAMP/SCREEN WITH PERMANENT NON-CONDUCTIVE INK ON SECONDARY SIDE IN A CLEAR AREA UNLESS OTHERWISE INDICATED;
 - U.L. CODE-FLAMMABILITY RATING
 - DATE CODE (STAMP).
 - LOT NUMBER
 - MFG. LOGO
 - SUCCESSFUL ELECTRICAL TEST.
- REPAIRS PER IPC-7711/21 (LATEST REV.) ARE ALLOWED. REPAIRS ARE NOT ALLOWED IN ANY AREA DEFINED ON GOLD_PRM AND/OR GOLD_SEC ARTWORK LAYERS WHEN PROVIDED IN GERBER OR ODB++ DATA.
- THRU VIAS TO BE FILLED WITH SOLDERMASK.



4 LAYER STACKUP




HOLE TOLERANCE
UNLESS SPECIFIED
PLATED: +/- 3 MILS

FINISHED HOLES IN MILS				
ALL UNITS ARE IN MILS				
FIGURE	SIZE	PLATED	QTY	TOLERANCE/NOTES
+	10.0	PLATED	63	DIA MAX
△	40.0	PLATED	16	
○	45.0	PLATED	3	

SEE FAB DETAIL 15

EVALUATION BOARD

PRIMARY SIDE

UNLESS OTHERWISE SPECIFIED DIMENSIONS ARE IN INCHES TOLERANCES DECIMALS FRACTIONS ANGLES .XX +/- .010 +/- 1/32 +/- 2 .XXX +/- .005 .XXXX +/- .0050	APPROVAL		DATE		<div><div></div><div>ANALOG DEVICES</div></div> <div>WWM DIVISION 804 WOBURN STREET WILMINGTON, MA 01887</div> <div>TITLE FABRICATION SCP-LT3463 EVALZ</div>			
	TEMPLATE ENGINEER		-					
	HARDWARE SERVICES		-					
	HARDWARE SYSTEMS		-					
	-		-					
MATERIAL	TEST ENGINEER		-		SIZE FSCM NO DRAWING NUMBER REV C 24355 09-060170 A			
	COMPONENT ENGINEER		-					
	TEST PROCESS		-					
	-		-					
	HARDWARE RELEASE		-					
FINISH	DESIGNER		19JAN20		SCALE 1/1 SHEET 1 OF 1			
	L.EVANGELIO		28JAN20					
	PTD ENGINEER		-					
	A.SERQUINA		-					
	CHECKER		-					
DO NOT SCALE DWG								