



REVISION HISTORY				
ECO	REV	DESCRIPTION	APP. ENG.	DATE
-	1	1ST PROTOTYPE	SAL A.	07-14-16

SHOWN FROM TOP SIDE




SIZE	QTY	SYM	PLATED	TOL
0.19	4	+	NO	+/-0.003"
0.063	24	X	YES	+/-0.003"
0.012	204	□	YES	+/-0.003"
0.035	30	◇	YES	+/-0.003"
0.04	14	⊗	YES	+/-0.003"
0.207	6	⊗	YES	+/-0.003"

LAYER STRUCTURE



NOTES: UNLESS OTHERWISE SPECIFIED

- FAB PER IPC-A-600.
- MATERIAL: -LEAD FREE ASSEMBLY COMPLIANT, ISOLA FR-370HR OR EQUIVALENT.
-FINISHED THICKNESS TO BE 0.062" +/- .005"
-TOTAL OF 4 LAYERS WITH 2 OZ. CU ON THE OUTER LAYERS AND 1 OZ. CU ON THE INNER LAYERS.
-FLAMMABILITY RATING: 94 V-0 MINIMUM.
- SIZE: CUT TO DIMENSIONS AND TOLERANCES SHOWN.
0.00" ARE PRIMARY DATUMS.
- DRILLING: -DRILL HOLES PER SCHEDULE. PLATE THROUGH HOLES WITH COPPER, 0.001" THICK MIN.
-ALL HOLE SIZES ARE SPECIFIED AFTER PLATING.
-HOLE LOCATION TOLERANCES ARE +/-0.003" IN RELATION TO CENTER
- FINISH: -SMOBC USING LPI BOTH SIDES, COLOR GREEN.
-GOLD IMMERSION BOTH SIDES.
-FOR SILKSCREENS: USE WHITE NON-CONDUCTIVE INK.
- DO NOT ALTER ARTWORK e.g. TO ADD LOGO OR DATE CODE.
PAD SIZE CAN BE MODIFIED TO MEET END FINISH.
- PCBS ARE TO BE RoHS COMPLIANT.
- SCORING FOR PANELIZED PCB (PRODUCTION FAB ONLY):



- A. CONTROLLED 50 OHM +/-10% IMPEDANCE FOR SINGLE ENDED STRIP LINE FOR LAYER 1-2 AND LAYER 6-5, USING 0.006" TRACE AT 2GHz FREQ.
- SUBJECT TO CHANGE BY MANUFACTURER, DEPENDING ON DIELECTRIC CONSTANT DEVIATIONS. PLEASE CONSULT LTC.

UNLESS OTHERWISE SPECIFIED		APPROVALS		 1630 MCCARTHY BLVD MILPITAS, CA 95035 PH: (408)432-1900 www.linear.com LTC CONFIDENTIAL- FOR CUSTOMER USE ONLY	
DIMENSIONS ARE IN INCHES		PCB DES.	KIM T.		
TOLERANCES:		APP ENG.	SAL A.	TITLE: FABRICATION DRAWING	
0.XX" = ±0.01"				DUAL WIDE RANGE I2C POWER MONITOR	
0.XXX" = ±0.005"					
INTERPRET DIM AND TOL				SIZE	IC NO. LTC2992IDE
PER ASME Y14.5M-1994				N/A	DEMO CIRCUIT 2561A
THIRD ANGLE PROJECTION				SCALE = NONE	REV 1
				FILENAME: DC2561A-1.PCB	SHT 1 OF 1