Magnifying Glass Icon close icon

Filters

Filter Icon

Filters

Expand or Collapse Filter Icon
Expand or Collapse Filter Icon
Product Categories
Expand or Collapse Filter Icon
Resources
Expand or Collapse Filter Icon
Industry Solutions
Expand or Collapse Filter Icon
Site Section
  • 4
  • 7
Expand or Collapse Filter Icon
Result Type
  • 16
  • 3,312
  • 1
  • 51,728
  • 440,833
  • 279,579
  • 691
Expand or Collapse Filter Icon
Groups, Forums & Libraries
  • 10,597
  • 9,216
  • 9,807
  • 13,266
  • 10,978
  • 22,177
  • 8,272
  • 9,748
Expand or Collapse Filter Icon
Author
  • 54,485
  • 2,533
  • 3,429
  • 6,351
  • 2,506
  • 5,336
  • 5,884
  • 3,692
Expand or Collapse Filter Icon
Tag
  • 28,552
  • 27,167
  • 27,116
  • 19,580
  • 16,701
  • 14,505
  • 14,292
  • 12,622

Results on Analog.com

4
Newest First

Sort by

  • Site_section:Resource Library
  • Product_categories.lvl0:RF and Microwave > RF Connectorized Modules, System In Package, and Instrumentation
Clear All Filters Icon
External Link Icon Right Arrow Icon External Link Icon External Link Icon Tag
  1. Phased Array Antenna Patterns—Part 3: Sidelobes and Tapering
    Analog Dialogue

    Peter Delos,

    Bob Broughton,

    Jon Kraft

    This part 3 of 3 series intends to help engineers, who are working on phased array subsystem or component visualize how its impact on a phased array antenna pattern.
  2. Phased Array Antenna Patterns—Part 1: Linear Array Beam Characteristics and Array Factor
    Analog Dialogue

    Peter Delos,

    Bob Broughton,

    Jon Kraft

    This part 1 of 3 series intends to help engineers, who are working on phased array subsystem or component visualize how its impact on a phased array antenna pattern.
  3. Custom Integrated Solutions Brochure
    Solutions Bulletin & Brochure
    Custom Modules to Enable High Reliability System

    PDF

    1.2 M

  4. Dual-Loop Clock Generator Cleans Jitter, Provides Multiple High-Frequency Outputs
    Analog Dialogue

    Kyle Slightom

    Both high speed and noise filtering can be obtained by combining two PLLs: a low-frequency device with narrow loop bandwidth for jitter cleaning followed by a high-frequency device with a wider loop bandwidth.
  • <<
  • <
  • 1
  • >
  • >>

Results on EngineerZone

776,162
    Clear All Filters Icon

    1. reference ground of ad5541

      Forum Thread
      Answered
      Precision DACs
      28 March, 2025
      Hi, ADI expert In the datasheet, VDD: Analog Supply Voltage, 5 V &plusmn; 10%. But in figure 23/24, VDD references DGND. I am going to design the schematic of the AD5541, pls is the VDD of the ad5541 a reference DGND or AGND. Thank you!
      Single-Channel Voltage Output D/A Convertershardwaread5541Voltage Output D/A Converters

    2. max17201205211215 modelgauge m5 fuel gauge where does it write the data log

      Forum Thread
      Answered
      Battery Management System
      27 March, 2025
      After starting the Data Log, running a charge/discharge cycle, then stopping the log. Where do I find the data log? Going to History tab doesn't show anything.
      softwareBattery ID and AuthenticationMAX17205battery management

    3. Maximum RF input power?

      Forum Thread
      Answered
      RF and Microwave
      27 March, 2025
      Datasheet says: RF input range: 45 dB (&minus;30 dBm to +15 dBm) Datasheet also says: ABSOLUTE MAXIMUM RATINGS -> Input Average RF Power 25 dBm It looks like in the plots provided in the datasheet they only go up to 15 or 20dBm. Datasheet also shows table in uncalibrated mode with …
      adl5904Datasheet/SpecsEnvelope DetectorsRF Power Detectors

    4. I Could not receive synchronized DAC output from 2 ad9959 eval board

      Forum Thread
      Answered
      Direct Digital Synthesis (DDS)
      27 March, 2025
      I want to generate synchronized 8-channel signals using two AD9959 evaluation boards. For this, I am using a synchronized 50 MHz REFCLK. When I check the SYNC_CLK pins of the boards on an oscilloscope, the clock signals appear to be synchronized. Without making any adjustments in the evaluation …
      hardwareclock and timingad9959ddsDirect Digital Synthesis (DDS)

    5. SINE Wave in LTSpice

      Forum Thread
      Answered
      LTspice
      27 March, 2025
      I recently downloaded LTSpice 24.1.5. I am working on a problem that specifies an input waveform of 177 cos(377)t, where 177V is the peak voltage and 377 rad/s is the angular equivalent of 60 Hz (2*pi*60). When I run the analysis calculating the …
      softwareLTspice 24.1.5sineLTspice 24radianLTshzfrequency

    6. Question about the rated voltage of the ADV7513

      Forum Thread
      Answered
      Video
      27 March, 2025
      Hello I have a question about the ADV7513. Is it okay to apply a voltage such as 3.3V to the Digital Input/Audio/Video Input when the ADV7513 is not powered on? Basically, I don't think there's a problem because it's not written as VDD+0 …
      Datasheet/SpecsHDMI/DVI Transmittersadv7513HDMI/DVI Devices

    7. High Frequency Switching Application

      Forum Thread
      Answered
      Power Management
      27 March, 2025
      I am using the LTC7001 driver for switching a high-side MOSFET (like in a buck converter) in a DC-DC Converter. But the LTC7001 only seems to be working for low frequencies upto around 2.5kHz. I want the switching frequency to be at 150kHZ. I cannot find the …
      power managementhardwareHigh-Side Switches and MOSFET Driversand Protectionpower monitorLTC7001controlswitching regulators

    8. I need help determining why pluto not locked to external clock

      Forum Thread
      Answered
      Virtual Classroom for ADI University Program
      26 March, 2025
      I am trying to use the Pluto as an SDR transceiver for amateur radio use with SDR-Radio Console I have problems with the RF output power being very unstable. I am using a Bodnar GPSDO with 40 mhz output as the external reference clock. To try to troubleshoot the …
      hardwareAnalog Devices PlutoSDR Rev.C (Z7010-AD9363)plutoexternal clockWideband Transceiver ICRF Integrated Transceivers

    9. ADRV9002 Baseband Signal at the Output

      Forum Thread
      Answered
      Design Support ADRV9001 – ADRV9007
      26 March, 2025
      Hello. I am trying to design an ADRV9002 configuration. I wonder if it is possible to have baseband signal at the Tx output. For example by disabling Transmitter LO. If so, what should I perform from API perspective? If there is any way to do it, could you briefly explain …
      basebandhardwareNAVASSAtxWideband Transceiver ICloRF Integrated Transceivers

    10. Change my username

      Forum Thread
      Answered
      How to Use EngineerZone
      26 March, 2025
      Hello, Could you change my username to EEMedDev? Best Regards,