Magnifying Glass Icon close icon

Filters

Filter Icon

Filters

Expand or Collapse Filter Icon
Expand or Collapse Filter Icon
Product Categories
Expand or Collapse Filter Icon
Resources
Expand or Collapse Filter Icon
Industry Solutions
Expand or Collapse Filter Icon
Tools and Models
  • 2
Expand or Collapse Filter Icon
Site Section
  • 2
Expand or Collapse Filter Icon
Result Type
  • 8
  • 19
  • 1,617
  • 200
  • 2,157
  • 25,512
  • 490,407
  • 138,084
Expand or Collapse Filter Icon
Groups, Forums & Libraries
  • 9,628
  • 17,871
  • 9,695
  • 8,459
  • 19,433
  • 20,199
  • 11,796
  • 37,119
Expand or Collapse Filter Icon
Author
  • 79,798
  • 2,127
  • 1,725
  • 4,287
  • 5,711
  • 3,974
  • 28,091
  • 5,424
Expand or Collapse Filter Icon
Tag
  • 14,098
  • 13,463
  • 13,414
  • 9,710
  • 8,252
  • 7,162
  • 7,050
  • 6,231

Results on Analog.com

2
Relevance

Sort by

  • Site_section:Resource Library
  • Product_categories.lvl0:A/D Converters (ADC) > Precision A/D Converters
  • Resource_types.lvl0:Design Tools
Clear All Filters Icon
External Link Icon Right Arrow Icon External Link Icon External Link Icon Tag
  1. Virtual Eval - BETA
    Design Tool
    Simulate performance of ADCs and DACs under your operating conditions.
  2. Sigma Delta Calculator
    Design Tool
    Calculate digital filter rejection ratios for sigma delta converters.

    XLS

    2.84 M

  • <<
  • <
  • 1
  • >
  • >>

Results on EngineerZone

659,671
    Clear All Filters Icon

    1. FPGA code

      Forum Thread
      Answered
      High-Speed DACs
      03 April, 2025
      HI I am requested for the SPARTAN-6 FPGA source code on SDP-H1 for EVAL-AD9744. I need to refer to ADI's dpg software to send digital code values to the FPGA through the host computer and then transfer it to the AD9744, is there a GUI and …
      Standard High Speed D/A ConvertershardwareAD9744 -FMC-EBZguiFPGA image fileHigh Speed D/A Converters =30MSPSFPGA Source Codedac

    2. AD9744ACP-PCBZ DAC Board Clock and Data

      Forum Thread
      Answered
      High-Speed DACs
      03 April, 2025
      Hi I am trying to implement AD9744 interface in Zynq FPGA. Looking at the timing diagram (Fig.2) in the AD9744 data-sheet, the DB lines just need to meet the setup and hold time w.r.t. the rising edge of the clock. There is also a suggestion in …
      ad9744Standard High Speed D/A Convertershigh_speed_adcHigh Speed D/A Converters =30MSPSad9744acp-pcbz

    3. ADR3625 Constant Current Source (Figure 80)

      Forum Thread
      Answered
      Voltage References
      02 April, 2025
      I am looking to design a board with stable constant current outputs of 100mA, 10mA, and 1mA. The exact value is not important, only stability. The requirement is that the current be stable to 0.05% over time and temperature (ambient is lab environment of 20-30C). I found this …
      Datasheet/SpecsCurrent ReferenceSeries Voltage ReferencesADR3625Series Voltage Referencevoltage referencesLDO Linear RegulatorsPositive Linear Regulators (LDO)

    4. Thermal Info

      Forum Thread
      Answered
      Voltage References
      02 April, 2025
      Hi, I'm looking for the max junction temperature rating and internal thermal resistances (e.g., theta_jb, theta_jc, etc.) for this device. The exact part number I have is MAX6161AESA+. Thanks.
      MAX6161hardwareSeries Voltage Referencesvoltage references

    5. Issues with SPI Phase Shift and Readback on ADAR1000 Custom PCB

      Forum Thread
      Answered
      RF and Microwave
      02 April, 2025
      #include int cs = 10;void setup(){Serial.begin(115200);SPI.begin();pinMode(cs,OUTPUT); // Selecting the chip select as o/pdelay(1000);// --4-Wire SPI Mode// -- Begin communicatin with cs low and after communication cs highdigitalWrite(cs, LOW); //Begin CommunicationSPI.transfer(); //Start address //Register of higher byteSPI.transfer(); //Register …
      Phase ShiftershardwareBeamformers Phase Shifters and Vector Modulatorsspi communicationadar1000BeamformersVector Modulatorsspi interferencephase shiftand Vector Modulators

    6. Refernce design

      Forum Thread
      Answered
      FPGA Reference Designs
      02 April, 2025
      I am user reference guide for ADR9361 reference design to check the output on iio.
      softwareADR9361

    7. serdes link budget

      Forum Thread
      Answered
      Design Support ADRV904x
      01 April, 2025
      https://www.analog.com/media/en/technical-documentation/app-notes/an-2594.pdf AN2594 is very informative! Awesome resource, thanks to the team for the publication. Table 25 in the UG lists a prelim max insertion loss of 25dB at 16Gbps and AN-2594 Table 3 lists it at 14Gbps …
      ADRV904xDatasheet/SpecsADRV9040Wideband Transceiver ICRF Integrated Transceivers

    8. Does Kuiper Linux support Xilinx ZCU111 RFSoC UltraScale+?

      Forum Thread
      Answered
      Linux Software Drivers
      01 April, 2025
      Hi, does Kuiper Linux support the Xilinx ZCU111 RFSoC UltraScale+? I couldn't find it listed in the supported platforms. I'm looking to use Kuiper Linux to run ADAR1000 Python notebooks via the PyADI libraries on the FPGA. Are there any workarounds or alternative solutions available to make this …
      Phase ShifterssoftwareKuiper Linuxzcu111adar1000Beamformersand Vector Modulators

    9. Configuration of ADAU1467 multipurpose pins MPx

      Forum Thread
      Answered
      SigmaDSP Processors & SigmaStudio Dev. Tool
      31 March, 2025
      Hello, I am using EVAL-ADAU1467Z and SigmaStudio+ 2.3.0. In the user guide, one can read that MP15, MP14 and MP7 are connected to DIP Switch S3. These pins are dedicated IO pins, i.e. not multiplexed with any other signal. However, I am struggling to configure them …
      Audio Signal ProcessorsDatasheet/Specsadau1467EVAL-ADAU1467ZsigmastudioSigmaDSP Audio Processorsgpioconfiguration

    10. AD9545 - Applying reference inputs only after board powered on?

      Forum Thread
      Answered
      Clock and Timing
      31 March, 2025
      The AD9545 manual (pg 164) details that upon power up, you must wait to connect your reference inputs until after the board powers up, the power supply stabilizes, and 60ms have passed after VDD settles. I have the eval board, and this is fine for testing. I just power on …
      Clock Generation and Distributionhardwaread9545Clock Synchronizationboardintegration