Magnifying Glass Icon close icon

Filters

Filter Icon

Filters

Expand or Collapse Filter Icon
Expand or Collapse Filter Icon
Product Categories
Expand or Collapse Filter Icon
Resources
Expand or Collapse Filter Icon
Industry Solutions
Expand or Collapse Filter Icon
Tools and Models
  • 34
  • 18
  • 2
Expand or Collapse Filter Icon
Technology Solutions
Expand or Collapse Filter Icon
Site Section
  • 734
  • 215
  • 63
  • 10
Expand or Collapse Filter Icon
Result Type
  • 15
  • 3,066
  • 48,400
  • 465,807
  • 261,777
  • 646
Expand or Collapse Filter Icon
Groups, Forums & Libraries
  • 10,418
  • 8,622
  • 12,668
  • 13,079
  • 11,093
  • 23,244
  • 7,902
  • 9,118
Expand or Collapse Filter Icon
Author
  • 52,804
  • 2,455
  • 3,208
  • 6,090
  • 2,546
  • 47,236
  • 5,516
  • 3,515
Expand or Collapse Filter Icon
Tag
  • 26,723
  • 25,440
  • 25,428
  • 18,361
  • 15,647
  • 13,569
  • 13,374
  • 11,814

Results on Analog.com

734
Newest First

Sort by

  • Site_section:Resource Library
  • Product_categories.lvl0:A/D Converters (ADC)
Clear All Filters Icon
External Link Icon Right Arrow Icon External Link Icon External Link Icon Tag
  1. CERN Case Study
    Customer Case Study
    100,000 Analog Devices converters within CERN’s Large Hadron Collider help scientists discern fundamental laws of nature.
  2. Bachmann Case Study
    Customer Case Study
  3. IceCube Case Study
    Customer Case Study
  4. Datang Mobile Case Study
    Customer Case Study
    Datang taps ADI's high-speed-quad DACs for high-performance, small-form-factor wireless base stations.
  5. Mercury Computer Systems Case Study
    Customer Case Study
  6. Ball Aerospace Case Study
    Customer Case Study
  7. Low-Cost Sample/Hold Includes Two ICs
    Design Note
    Properly connected, a quad-SPDT analog switch and op amp (Figure 1 form a sample/hold circuit. The circuit economizes during operation by switching the op amp from input to output, thereby buffering the input (VIN) during sample mode and buffering the hold capacitor (CH) during hold mode. Figure 1. This Quad analog switch and general-purpose op amp from a low-cost sample/hold suitable for moderate-speed applications. The two digital inputs are …
  8. 12-Bit Sampling A/D Converter Conserves Power
    Design Note
    Lowering sampling rates in a SAR A/D converter conserves power.
  9. AN-1364: Differential Filter Design for a Receive Chain in Communication Systems
    Application Note
    This application note looks at some basic filter key specifications concepts.
  10. Settling Time Calculator Tutorial
    Design Note
    The Settling Time Calculator (STC) for the HP50g calculator and PC emulator of the step response of a single pole RC filter.

Results on EngineerZone

779,714
    Clear All Filters Icon

    1. Does Kuiper Linux support Xilinx ZCU111 RFSoC UltraScale+?

      Forum Thread
      Answered
      Linux Software Drivers
      01 April, 2025
      Hi, does Kuiper Linux support the Xilinx ZCU111 RFSoC UltraScale+? I couldn't find it listed in the supported platforms. I'm looking to use Kuiper Linux to run ADAR1000 Python notebooks via the PyADI libraries on the FPGA. Are there any workarounds or alternative solutions available to make this …
      Phase ShifterssoftwareKuiper Linuxzcu111adar1000Beamformersand Vector Modulators

    2. AD9545 - Applying reference inputs only after board powered on?

      Forum Thread
      Answered
      Clock and Timing
      31 March, 2025
      The AD9545 manual (pg 164) details that upon power up, you must wait to connect your reference inputs until after the board powers up, the power supply stabilizes, and 60ms have passed after VDD settles. I have the eval board, and this is fine for testing. I just power on …
      Clock Generation and Distributionhardwaread9545Clock Synchronizationboardintegration

    3. AD9546 - XOA and XOB input crystal is not resonating

      Forum Thread
      Answered
      Clock and Timing
      31 March, 2025
      We have a custom hardware with AD9546 clock synthesizer XOA and XOB pins are connected with 25MHZ crystal NX3225SA-25.000MHZ-STD-CSR-1 We have made some boards in 2023 which are working fine .Now newly made boards the clock 25MHZ is not getting generated rather 0.75V fixed …
      Clock Generation and DistributionClock Synchronization

    4. Are the decoupling capacitors C0G inside ADGM1144?

      Forum Thread
      Answered
      Switches/Multiplexers
      28 March, 2025
      I'm considering the ADGM1144 for operation at low temperatures, the ADGM1144 integrates resistors and the decoupling caps which makes it appealing, but I would need the capacitors to be C0G.
      Datasheet/SpecsADGM1144switches and multiplexersmems switches

    5. reference ground of ad5541

      Forum Thread
      Answered
      Precision DACs
      28 March, 2025
      Hi, ADI expert In the datasheet, VDD: Analog Supply Voltage, 5 V ± 10%. But in figure 23/24, VDD references DGND. I am going to design the schematic of the AD5541, pls is the VDD of the ad5541 a reference DGND or AGND. Thank you!
      Single-Channel Voltage Output D/A Convertershardwaread5541Voltage Output D/A Converters

    6. max17201205211215 modelgauge m5 fuel gauge where does it write the data log

      Forum Thread
      Answered
      Battery Management System
      27 March, 2025
      After starting the Data Log, running a charge/discharge cycle, then stopping the log. Where do I find the data log? Going to History tab doesn't show anything.
      softwareBattery ID and AuthenticationMAX17205battery management

    7. ADGM1304 Should AGND and RFGND be split on the pcb?

      Forum Thread
      Answered
      Switches/Multiplexers
      27 March, 2025
      I have the evaluation board ADGM1304SDZ Rev. C. I'm looking at the user guide for it and I see on the layout that RFGND and AGND are separated on each layer. Yet on the eval board I have I can't seem to find that split and all the …
      Datasheet/Specsadgm1304hardwareswitches and multiplexersRF Switchesmems switches

    8. Maximum RF input power?

      Forum Thread
      Answered
      RF and Microwave
      27 March, 2025
      Datasheet says: RF input range: 45 dB (−30 dBm to +15 dBm) Datasheet also says: ABSOLUTE MAXIMUM RATINGS -> Input Average RF Power 25 dBm It looks like in the plots provided in the datasheet they only go up to 15 or 20dBm. Datasheet also shows table in uncalibrated mode with …
      adl5904Datasheet/SpecsEnvelope DetectorsRF Power Detectors

    9. I Could not receive synchronized DAC output from 2 ad9959 eval board

      Forum Thread
      Answered
      Direct Digital Synthesis (DDS)
      27 March, 2025
      I want to generate synchronized 8-channel signals using two AD9959 evaluation boards. For this, I am using a synchronized 50 MHz REFCLK. When I check the SYNC_CLK pins of the boards on an oscilloscope, the clock signals appear to be synchronized. Without making any adjustments in the evaluation …
      hardwareclock and timingad9959ddsDirect Digital Synthesis (DDS)

    10. SINE Wave in LTSpice

      Forum Thread
      Answered
      LTspice
      27 March, 2025
      I recently downloaded LTSpice 24.1.5. I am working on a problem that specifies an input waveform of 177 cos(377)t, where 177V is the peak voltage and 377 rad/s is the angular equivalent of 60 Hz (2*pi*60). When I run the analysis calculating the …
      softwareLTspice 24.1.5sineLTspice 24radianLTshzfrequency