HSC-ADC-EVALCZ
FPGA-Based Data Capture Kit
Top
Overview
Features and Benefits
- 64kB FIFO Depth
- Works with single and multi-channel ADCs
- Use with VisualAnalog® software
- Based on Virtex-4 FPGA
- May require adaptor to interface with some ADC eval boards
- Allows programming of SPI control Up to 644 MSPS SDR / 800MSPS DDR Encode Rates on each channel
- DDR Encode Rates on each channel
Product Details
The HSC-ADC-EVALCZ high speed converter evaluation platform uses an FPGA based buffer memory board to capture blocks of digital data from the Analog Devices high speed analog-to-digital converter (ADC) evaluation boards. The board is connected to the PC through a USB port and is used with VisualAnalog® to quickly evaluate the performance of high speed ADCs. The evaluation kit is easy to set up. Additional equipment needed includes an Analog Devices high speed ADC evaluation board, a signal source, and a clock source. Once the kit is connected and powered, the evaluation is enabled instantly on the PC.Markets and Technologies
Applicable Parts
Documentation & Resources
-
Visual Analog5/12/2015
-
High Speed ADC USB FPGA Evaluation Kit, EVALC10/29/2014PDF2M
-
AN-878: High Speed ADC SPI Control Software (Rev. A)3/20/2018PDF585 kB