ADSP-21467
ObsoleteHigh Performance Fourth Generation DSP
Part Details
- 450 MHz core speed
- 5 Mbits of on-chip RAM
- 4 Mbits On-chip ROM embedded with industry-standard audio decode and post-processing algorithms available to qualified Dolby and DTS licensees only
- FIR, IIR, and FFT accelerators
- 16-bit wide DDR2 external memory interface
- 2 Link Ports
- Digital Applications Interface (DAI) enabling user-definable access to peripherals including an S/P DIF Tx/Rx, and 8-channel asynchronous sample rate converter
- Fully enhanced DMA engine
- 8 serial ports (SPORTs) supporting I2S, left-justified sample pair, and TDM modes
- 2 SPI-compatible ports supporting master and slave modes
- UART and Two-Wire Interface
- 16 Pulse Width Modulation (PWM) channels
- 3 full-featured timers
- 324 ball PBGA package
- Commercial temperature range (0 to 70)
The fourth generation of SHARC® processors, which includes the ADSP-21462W, ADSP-21465W, ADSP-21467, ADSP-21469 and ADSP-21469W offers increased performance, hardware-based filter accelerators, audio and application-focused peripherals, and new memory configurations capable of supporting the latest surround-sound decoder algorithms. All devices are pin-compatible with each other and completely code-compatible with all prior SHARC processors. These newest members of the SHARC Processor family are based on a single-instruction, multiple-data (SIMD) core, which supports both 32-bit fixed-point and 32-/40-bit floating-point arithmetic formats making them particularly suitable for high-performance audio applications.
The ADSP-21467 offers the highest performance – 450 MHz/2700 MFLOPs -- within the fourth generation SHARC processor family. This level of performance makes the ADSP-21467 particularly well suited to address the increasing requirements of the professional and automotive audio market segments. In addition to its higher core performance, the ADSP-21467 includes additional processing blocks such as FIR, IIR, and FFT accelerators to increase the total performance of the system. There is a new feature called Variable Instruction Set Architecture (VISA) that allows the code size to be decreased by 20% to 30% and effectively increase the memory size availability. The fourth generation DSP allows the ability to connect to faster external memory by providing a glueless interface to 16-bit wide DDR2 SDRAMs.
Fourth-generation SHARC processors also integrate application-specific peripherals designed to simplify hardware design, minimize design risks, and ultimately reduce time to market. Grouped together, and broadly named the Digital Applications Interface (DAI), these functional blocks may be connected to each other or to external pins via the software-programmable Signal Routing Unit (SRU). The SRU is an innovative architectural feature that enables complete and flexible routing amongst DAI blocks. Peripherals connected through the SRU include but are not limited to serial ports, SPI ports, S/PDIF Tx/Rx, and an 8-Channel asynchronous sample rate converter block. The fourth generation SHARC allows data from the serial ports to be directly transferred to external memory by the DMA controller. Other peripherals such as UART and Two-Wire Interface are routed through a Digital Peripheral Interface (DPI).
Customers must be licensed for the appropriate Dolby and DTS technologies which exist in the on-chip ROM. Minimum annual volume requirements apply.
Please contact your local Analog Devices sales office for more information regarding the use of these products.
Documentation
Data Sheet 1
Application Note 30
Technical Articles 1
Processor Manual 3
Product Highlight 1
Software Manual 9
Emulator Manual 3
Integrated Circuit Anomaly 1
Product Highlight 1
This is the most up-to-date revision of the Data Sheet.
Software Resources
Software & Tools Anomaly 1
SigmaStudio®
Graphical development tool for programming, development, and tuning software for ADI DSP audio processors and A2B® transceivers.
View Details