ADSP-21161N
PRODUCTIONLow Cost 32-Bit SHARC DSP, 100 MHz
- Part Models
- 3
- 1ku List Price
- price unavailable
Part Details
- 100 MHz (10 ns) SIMD SHARC DSP core
- 600 MFLOPS (32-bit floating-point data), 600 MOPS (32-bit fixed-point data)
- Code-compatible with all SHARC DSPs
- Supports IEEE-compatible 32-bit floating-point, 40-bit floating-point and 32-bit fixed-point math
- Single-cycle instruction execution, including SIMD operations in both computational units
- One Mbit on-chip dual-ported SRAM
- 2.4 Gbyte/sec on-chip data bandwidth
- 14 zero-overhead DMA channels
- Four synchronous serial ports with I2S support
- Serial ports support 128 channels TDM frames with selection of companding on a per channel basis
- Integrated support for SDRAM and SBSRAM external memories
- Support for single-cycle, 100 MHz instruction execution from x48-bit wide external memories
The ADSP-21161 SHARC® DSP is the newest member of the Super Harvard Architecture (SHARC) family of programmable DSPs. Capable of 600 million math operations per second (MFLOPs), the ADSP-21161 sets a new level of performance for low-cost SHARC DSPs - more than three times the performance for comparable models at about the same price. Its road map includes a cost-effective path to 1200 MFLOPS for $5 per unit and a performance-driven path to 10 GFLOPS and beyond.
"This newest edition to the SHARC family will open more possibilities for designers to design-in high performance digital signal processing into client-side applications and should help others reconsider applications they couldn’t do before with a single chip," said Will Strauss, president of Forward Concepts. "Analog Devices will certainly maintain customer loyalty with this road map."
The ADSP-21161 DSP is the second member of the SHARC DSP family of 32-bit floating-point programmable DSPs to be based on a SIMD core architecture that is optimized for digital signal processing performance. Like all SHARCs, the ADSP-21161 is code-compatible with all other members of the family and supports both fixed- and floating-point data types. The ADSP-21161 lowers the price for SIMD SHARC DSP performance and is an outstanding DSP solution for many price-sensitive applications.
State-of-the-Art Development Tools
The ADSP-21161, like all SHARC processors, is supported by a complete set of software and hardware development tools. The VisualDSP++® tool set offered by Analog Devices includes an optimizing C/C++ compiler, integrated development environment (IDE), assembler, linker, splitter and cycle accurate simulator that support both C and assembly debugging. Emulation support is JTAG-based and ADI offers USB, PCI, and Ethernet based emulators.
SHARC DSP Roadmap
There are two code-compatible paths that the SHARC DSP roadmap will follow. One optimized for high-performance multiprocessing systems and the other for price/performance. Performance is the key for multiprocessing applications and this is the reason that ADI will offer 10 GFLOP SHARC DSPs in the future. On-chip memory sizes will be balanced to match this performance with memories increasing to unprecedented levels (64 Mbit) using newly developed technologies.
Industry leading price/performance will be the driver on the other path of the roadmap. In the future, these SHARC DSPs will offer an increase in performance to 1200 MFLOPs while decreasing price to as low as $5.00. This is required to support new technologies that demand substantial signal processing performance at consumer price points.
Documentation
Data Sheet 1
User Guide 1
Application Note 42
Processor Manual 3
Product Highlight 2
Integrated Circuit Anomaly 1
Legacy Emulator Manual 2
Legacy Evaluation Kit Manual 2
Product Highlight 2
Product Selection Guide 1
Analog Dialogue 1
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| ADSP-21161NCCAZ100 | 225-Ball CSPBGA (17mm x 17mm) | ||
| ADSP-21161NKCAZ100 | 225-Ball CSPBGA (17mm x 17mm) | ||
| ADSP-21161NYCAZ110 | 225-Ball CSPBGA (17mm x 17mm) |
| Part Models | Product Lifecycle | PCN |
|---|---|---|
|
Feb 16, 2021 - 20_0203 Assembly Transfer of ADSP-21161N Products to STATS ChipPAC Korea |
||
| ADSP-21161NCCAZ100 | PRODUCTION | |
| ADSP-21161NKCAZ100 | PRODUCTION | |
| ADSP-21161NYCAZ110 | PRODUCTION | |
|
Jun 18, 2010 - 07_0093 Conversion to Laser Mark for all ADSPXXXX, ADSSTXXXX, and PC Audio Codecs Ink on Plastic Encapsulated Parts |
||
| ADSP-21161NCCAZ100 | PRODUCTION | |
| ADSP-21161NKCAZ100 | PRODUCTION | |
|
Mar 16, 2011 - 10_0105 Conversion to Laser Marking for the BGA Packages (Single Grades) |
||
| ADSP-21161NYCAZ110 | PRODUCTION | |
This is the most up-to-date revision of the Data Sheet.
Software Resources
Software & Tools Anomaly 1
CrossCore® Embedded Studio
CCES is a world-class integrated development environment (IDE) for the ADI Blackfin®, SHARC® and Arm® processor families.
View DetailsEvaluation Software 0
Tools & Simulations
Evaluation Kits
USB-Based Emulator and High Performance USB-Based Emulator