ADL5571
Obsolete2.5 GHz TO 2.7 GHz WiMAX Power Amplifier
Part Details
The ADL5571 is a high linearity 2.5 GHz to 2.7 GHz power amplifier designed for WiMAX mobile terminals and CPEs using TDD operation at a duty cycle of 50% or lower. With a gain of 29 dB and an output compression point of 31 dBm, it can operate at an output power level up to 27 dBm while maintaining an EVM of ≤3% with a supply voltage of 5 V. PAE is 21% at POUT = 25 dBm with a 3.3 V supply voltage.
The ADL5571 RF input is matched to provide an input return loss of better than 10 dB. The open-collector output is externally matched with a microstrip line and an external shunt capacitor.
The ADL5571 operates over a supply voltage range from 3.2 V to 5 V with a current of 450 mA burst rms when delivering 25 dBm (3.3 V supply). A standby mode is available that reduces the quiescent current to 9 mA, which is useful when a TDD terminal is receiving data.
The ADL5571 is fabricated in a GaAs HBT process and is packaged in a 4 mm × 4 mm, 16-lead, Pb-free, RoHS-compliant LFCSP that uses an exposed paddle for excellent thermal impedance. It operates from −40°C to +85°C.
Applications
Documentation
Application Note 1
Evaluation Design File 1
Obsolete Data Sheet 1
This is the most up-to-date revision of the Data Sheet.
Hardware Ecosystem
| Parts | Product Life Cycle | Description |
|---|---|---|
| ADL5606 | RECOMMENDED FOR NEW DESIGNS | 1800 MHz TO 2700 MHz, 1 W RF Driver Amplifier |
Tools & Simulations
ADIsimRF
ADIsimRF is an easy-to-use RF signal chain calculator. Cascaded gain, noise, distortion and power consumption can be calculated, plotted and exported for signal chains with up to 50 stages. ADIsimRF also includes an extensive data base of device models for ADI’s RF and mixed signal components.
Open ToolADIsimPLL™
ADIsimPLL enables the rapid and reliable evaluation of new high performance PLL products from ADI. It is the most comprehensive PLL Synthesizer design and simulation tool available today. Simulations performed include all key non-linear effects that are significant in affecting PLL performance. ADIsimPLL removes at least one iteration from the design process, thereby speeding the design- to-market.
Open ToolLatest Discussions
No discussions on adl5571 yet. Have something to say?
Start a Discussion on EngineerZone®