Search
筛查
筛查
产品分类
资源
行业解决方案
工具和模型
- 2
- 1
技术解决方案
网站部分
- 777
Analog.com
EngineerZone中文技术论坛
Analog.com上的搜索结果
相关性
排序
- Site_section:媒体中心展会新闻咨询资源库资源库
- Product_categories.lvl0:电源管理 > µModule稳压器
- Industry_solutions.lvl0:汽车解决方案
- アプリケーション・ノートThis EE-note describes how to estimate power consumption on ADSP-SC57x/ADSP-2157x SHARC+® processors, which are multi-core high-performance processors with a multitude of peripherals, accelerators, and high-speed Direct Memory Access (DMA) channels.
ZIP
47.27 K
- アプリケーション・ノートThis EE-Note describes how to estimate, measure, and optimize the booting time of a Blackfin® processor-based system.
- アプリケーション・ノートThis EE-Note discusses the on-chip NAND flash controller (NFC) on ADSP-BF52x and ADSP-BF54x Blackfin processors.
ZIP
563 kB
- アプリケーション・ノートThis EE-Note discusses power consumption of the ADSP-21262 SHARC® processors based on characterization data measured over power supply voltage, core frequency (CCLK), and ambient operating temperature (TA).
- アプリケーション・ノートThis EE-note describes how to estimate power consumption on ADSP-2156x processors, which include a SHARC+® high-performance core and a multitude of peripherals, accelerators and high-speed Direct Memory Access (DMA) channels.
PDF
304.28 K
ZIP
50.13 K
- アプリケーション・ノートThis EE-Note describes how to connect video devices such as the Micron® CMOS Image Sensor to the parallel peripheral interface (PPI) of Blackfin® processors.
- アプリケーション・ノートThis EE-Note explains the fundamentals of sample rate conversion (SRC) and demonstrates how to program the sample rate converters of ADSP-2136x SHARC® processors.
- アプリケーション・ノートThis EE-Note describes the modifications required for the existing VisualDSP++® flash programmer utility to work with the new ADSPBF51xF16 devices, which can be used as a guideline for any custom-developed drivers.
- アプリケーション・ノートThis EE-Note discusses a glueless interface between a USB OTG controller and an ADSP-BF533 Blackfin processor.
ZIP
159 kB
- アプリケーション・ノートThis EE-note provides recommended board design practices for interfacing DDR memory and achieving expected performance from the controller.