概览
设计资源
描述
Smart factories, industrial and medical applications employ the flexibility and high performance of modern FPGAs. As these systems become increasingly connected, security emerges as a paramount feature to protect IP, enable system features using software and prevent counterfeiting. The Alcatraz (MAXREFDES34#) subsystem reference design uses the DS28E15 to immediately implement SHA-256 authentication on Xilinx® FPGAs. The DS28E15 communicates over the single-contact 1-Wire® bus, reducing the number of pins necessary to carry out the solution. The reference code defines a combined SHA-256 processor and 1-Wire Master on the host FPGA.
Figure 1. The Alcatraz subsystem design block diagram with development platform.
优势和特点
- SHA-256 authentication
- Single-contact 1-Wire interface
- Example source code
- Pmod™-compatible form factor
Competitive Advantages
- Crypto-strong authentication
- Single pin count interface
- Fast performance with hardware acceleration
Applications
- Counterfeit protection
- Peripheral authentication
- IP protection
- License and feature management
详情
文件和资源
-
MAXREFDES34 Design Files2022/11/23ZIP87 K
支持与培训
搜索我们的知识库,获取技术问题答案。我们专门的应用工程师团队也会随时为您解答技术问题。