DS2153Q
E1单芯片收发器
Viewing:
产品详情
- Complete E1 (CEPT) PCM-30/ISDN-PRI transceiver
- LIU for clock/data recovery and waveshaping
- 32-bit or 128-bit jitter attenuator
- Generates line build-outs for both 120Ω and 75Ω lines
- Frames to FAS, CAS, and CRC4 formats
- Dual elastic buffers connect to backplanes up to 8.192MHz
- 8-bit parallel control port for muxed or nonmuxed buses
- Extracts/inserts CAS signals
- Detects/generates remote and AIS alarms
- Programmable output clocks for Fractional E1, H0, and H12
- Independent transmit and receive functions
- Full access to both Si and Sa bits
- Three separate testing loopbacks
- Counters for bipolar code, CRC4, and code FAS errors and Ebits
- Pin-compatible with DS2151Q T1 SCT
- Operating ranges:
- 5V, low-power CMOS
- 0°C to +70°C (DS2153Q)
- -40°C to +85°C (DS2153QN)
参考资料
这是最新版本的数据手册
最新评论
需要发起讨论吗? 没有关于 ds2153q的相关讨论?是否需要发起讨论?
在EngineerZone®上发起讨论