AD9656
RECOMMENDED FOR NEW DESIGNSQuad, 16-Bit, 125 MSPS JESD204B 1.8 V Analog-to-Digital Converter
- Part Models
- 2
- 1ku List Price
- Starting From $331.61
Part Details
- SNR = 79.9 dBFS at 16 MHz (VREF = 1.4 V)
- SNR = 78.1 dBFS at 64 MHz (VREF = 1.4 V)
- SFDR = 86 dBc to Nyquist (VREF = 1.4 V)
- JESD204B Subclass 1 coded serial digital outputs
- Flexible analog input range: 2.0 V p-p to 2.8 V p-p
- 1.8 V supply operation
- Low power: 197 mW per channel at 125 MSPS (two lanes)
- DNL = ±0.6 LSB (VREF = 1.4 V)
- INL = ±4.5 LSB (VREF = 1.4 V)
- 650 MHz analog input bandwidth, full power
- Serial port control
- Full chip and individual channel power-down modes
- Built-in and custom digital test pattern generation
- Multichip sync and clock divider
- Standby mode
The AD9656 is a quad, 16-bit, 125 MSPS analog-to-digital converter (ADC) with an on-chip sample and hold circuit designed for low cost, low power, small size, and ease of use. The device operates at a conversion rate of up to 125 MSPS and is optimized for outstanding dynamic performance and low power in applications where a small package size is critical.
The ADC requires a single 1.8 V power supply and LVPECL-/CMOS-/LVDS-compatible sample rate clock for full performance operation. An external reference or driver components are not required for many applications.
Individual channel power-down is supported and typically consumes less than 14 mW when all channels are disabled. The ADC contains several features designed to maximize flexibility and minimize system cost, such as a programmable output clock, data alignment, and digital test pattern generation. The available digital test patterns include built-in deterministic and pseudo-random patterns, along with custom user-defined test patterns entered via the serial port interface (SPI).
The AD9656 is available in an RoHS compliant, nonmagnetic, 56-lead LFCSP. It is specified over the −40°C to +85°C industrial temperature range.
Product Highlights
- It has a small footprint. Four ADCs are contained in a small, 8 mm × 8 mm package.
- An on-chip phase-locked loop (PLL) allows users to provide a single ADC sampling clock; the PLL multiplies the ADC sampling clock to produce the corresponding JESD204B data rate clock.
- The configurable JESD204B output block supports up to 8.0 Gbps per lane.
- JESD204B output block supports one, two, and four lane configurations.
- Low power of 198 mW per channel at 125 MSPS, two lanes.
- The SPI control offers a wide range of flexible features to meet specific system requirements.
Applications
- Medical imaging
- High speed imaging
- Quadrature radio receivers
- Diversity radio receivers
- Portable test equipment
Documentation
Data Sheet 1
Technical Articles 1
Informational 1
Device Drivers 1
FPGA Interoperability Reports 1
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
| Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
|---|---|---|---|
| AD9656BCPZ-125 | 56-Lead LFCSP (8mm x 8mm w/ EP) | ||
| AD9656BCPZRL7-125 | 56-Lead LFCSP (8mm x 8mm w/ EP) |
| Part Models | Product Lifecycle | PCN |
|---|---|---|
|
Jan 18, 2017 - 16_0079 AD9656 Datasheet Specification Updates |
||
| AD9656BCPZ-125 | PRODUCTION | |
| AD9656BCPZRL7-125 | PRODUCTION | |
This is the most up-to-date revision of the Data Sheet.
Software Resources
Device Drivers 1
Evaluation Software 1
JESD204x Frame Mapping Table Generator
The JESD204x Frame Mapping Table Generator tool consists of two Windows executables that will allow the user to input any valid combination of JESD204x parameters (L, M, F, S, NP) in order to output a .csv file that illustrates the frame mapping of the JESD204x mode in table format. There is an executable that allows the user to input a single JESD204x mode and another, that allows the user to input the parameters for multiple JESD204x modes in a specified .csv format in order to output a .csv file that illustrates the frame mapping of each of the JESD204x modes that were input into separate tables.
Can't find the software or driver you need?
Hardware Ecosystem
| Parts | Product Life Cycle | Description |
|---|---|---|
| Clock Distribution Devices 1 | ||
| HMC7043 | RECOMMENDED FOR NEW DESIGNS |
High Performance, 3.2 GHz, 14-Output Fanout Buffer with JESD204B/JESD204C |
| Clock Generation Devices 1 | ||
| AD9528 | RECOMMENDED FOR NEW DESIGNS | JESD204B/JESD204C Clock Generator with 14 LVDS/HSTL Outputs |
| Fully Differential Amplifiers 1 | ||
| ADL5565 | RECOMMENDED FOR NEW DESIGNS |
6 GHz Ultrahigh Dynamic Range Differential Amplifier |
| Internal Power Switch Buck Regulators 1 | ||
| ADP2108 | PRODUCTION | Compact, 600 mA, 3 MHz, Step-Down DC-to-DC Converter |
| Low Input Bias Current Op Amps (≤100 pA) 1 | ||
| AD822 | PRODUCTION | Single-Supply, Rail-to-Rail Low Power FET-Input Dual Op Amp |
| Positive Linear Regulators (LDO) 1 | ||
| ADP1706 | PRODUCTION | 1 A, Low Dropout, CMOS Linear Regulator |
| Single-Ended to Differential Amplifiers 1 | ||
| ADA4930-1 | RECOMMENDED FOR NEW DESIGNS |
Ultralow Noise Drivers for Low Voltage ADCs |
Tools & Simulations
Design Tool 1
ADC Companion Transport Layer RTL Code Generator Tool
This command line executable tool generates a Verilog module which implements the JESD204 receive transport layer. The user specifies in a configuration file one or more modes to be supported by the transport layer module. These modes are defined as a set of JESD204 parameter values: L, M, F, S, N', and CF. The transport layer converts JESD204 lane data output from a JESD204 link layer IP to a data bus with a fixed width, containing interleaved virtual converter samples. Both JESD204B and JESD204C link layers are supported.
Open ToolVisual Analog
For designers who are selecting or evaluating high speed ADCs, VisualAnalog™ is a software package that combines a powerful set of simulation and data analysis tools with a user-friendly graphical interface.
Open ToolAD9656 AMI Model
Open ToolAD9656 Simulink ADIsimADC Model
Open ToolEvaluation Kits
AD9656 Evaluation Board