ADSP-21469
PRODUCTIONHigh Performance Fourth Generation DSP
- Part Models
- 3
- 1ku List Price
- Starting From $18.04
Part Details
- 450 MHz core clock speed
- 5 Mbits of on-chip RAM
- FIR, IIR, and FFT accelerators
- 16-bit wide DDR2 external memory interface
- Digital Applications Interface (DAI) enabling user-definable access to peripherals including an S/P DIF Tx/Rx, and 8-channel asynchronous sample rate converter
- 2 Link Ports
- UART and Two-Wire Interface
- 8 serial ports (SPORTs) supporting I2S, left-justified sample pair, and TDM modes
- 2 SPI-compatible ports supporting master and slave modes
- Fully enhanced DMA engine including scatter/gather DMA, delay line DMA
- 16 Pulse Width Modulation (PWM) channels
- 3 full-featured timers
- 324-ball CSP_BGA package
- Commercial and Industrial temperature ranges
The fourth generation of SHARC® Processors, which includes the ADSP-21469, offers increased performance, hardware-based filter accelerators, audio and application-focused peripherals, and new memory configurations capable of supporting the latest surround-sound decoder algorithms. All devices are pin-compatible with each other and completely code-compatible with all prior SHARC Processors. These newest members of the SHARC Processor family are based on a single-instruction, multiple-data (SIMD) core, which supports both 32-bit fixed-point and 32-/40-bit floating-point arithmetic formats making them particularly suitable for high-performance audio applications.
The ADSP-21469 offers the highest performance – 450 MHz/2700 MFLOPs -- within the fourth generation SHARC Processor family. This level of performance makes the ADSP-21469 particularly well suited to address the increasing requirements of the professional and automotive audio market segments. In addition to its higher core performance, the ADSP-21469 includes additional processing blocks such as FIR, IIR, and FFT accelerators to increase the total performance of the system. There is a new feature called Variable Instruction Set Architecture (VISA) that allows the code size to be decreased by 20% to 30% and increase the memory size availability. The fourth generation DSP allows the ability to connect to faster external memory by providing a glueless interface to 16-bit wide DDR2 SDRAMs.
Fourth-generation SHARC Processors also integrate application-specific peripherals designed to simplify hardware design, minimize design risks, and ultimately reduce time to market. Grouped together, and broadly named the Digital Applications Interface (DAI), these functional blocks may be connected to each other or to external pins via the software-programmable Signal Routing Unit (SRU). The SRU is an innovative architectural feature that enables complete and flexible routing amongst DAI blocks. Peripherals connected through the SRU include but are not limited to serial ports, SPI ports, S/PDIF Tx/Rx, and an 8-Channel asynchronous sample rate converter block. The fourth generation SHARC allows data from the serial ports to be directly transferred to external memory by the DMA controller. Other peripherals such as UART and Two-Wire Interface are routed through a Digital Peripheral Interface (DPI).
Documentation
Data Sheet 1
User Guide 5
Application Note 30
Technical Articles 1
Processor Manual 4
Product Highlight 1
Software Manual 11
Emulator Manual 3
Integrated Circuit Anomaly 1
Product Highlight 1
ADI has always placed the highest emphasis on delivering products that meet the maximum levels of quality and reliability. We achieve this by incorporating quality and reliability checks in every scope of product and process design, and in the manufacturing process as well. "Zero defects" for shipped products is always our goal. View our quality and reliability program and certifications for more information.
Part Model | Pin/Package Drawing | Documentation | CAD Symbols, Footprints, and 3D Models |
---|---|---|---|
ADSP-21469BBCZ-3 | 324-Ball CSPBGA (19mm x 19mm) | ||
ADSP-21469KBCZ-3 | 324-Ball CSPBGA (19mm x 19mm) | ||
ADSP-21469KBCZ-4 | 324-Ball CSPBGA (19mm x 19mm) |
Part Models | Product Lifecycle | PCN |
---|---|---|
Aug 20, 2012 - 11_0097 Die Revision 0.2 for ADSP-21469 High Performance SHARC Processors |
||
ADSP-21469BBCZ-3 | PRODUCTION | |
ADSP-21469KBCZ-3 | PRODUCTION | |
ADSP-21469KBCZ-4 | PRODUCTION |
This is the most up-to-date revision of the Data Sheet.
Software Resources
Software & Tools Anomaly 1
CrossCore® Embedded Studio
CCES is a world-class integrated development environment (IDE) for the ADI Blackfin®, SHARC® and Arm® processor families.
View DetailsSigmaStudio®
Graphical development tool for programming, development, and tuning software for ADI DSP audio processors and A2B® transceivers.
View DetailsSRS TruVolume, SHARC
The SRS TruVolume® library for the SHARC processor implements automatic volume-control post-processing that adjusts the amplitude of a stereo audio signal to maintain a constant perceived level of loudness in spite of level changes in the input audio material.
View Details