ADSP-2103
Obsolete16-bit, 10.2 MIPS, 3.3v, 2 serial ports
Part Details
- 25 MIPS, 40 ns Maximum Instruction Rate
- Separate On-Chip Buses for Program and Data Memory
- Program Memory Stores Both Instructions and Data (Three-Bus Performance)
- Dual Data Address Generators with Modulo and Bit-Reverse Addressing
- Efficient Program Sequencing with Zero-Overhead Looping: Single-Cycle Loop Setup
- Automatic Booting of On-Chip Program Memory from Byte-Wide External Memory (e.g., EPROM )
- Double-Buffered Serial Ports with Companding Hardware, Automatic Data Buffering, and Multichannel Operation
- ADSP-2111 Host Interface Port Provides Easy Interface to 68000, 80C51, ADSP-21xx, etc.
- Automatic Booting of ADSP-2111 Program Memory Through Host Interface Port
- Three Edge- or Level-Sensitive Interrupts
The ADSP-2100 Family processors are single-chip microcomputers optimized for digital signal processing (DSP) and other high speed numeric processing applications. The ADSP-21xx processors are all built upon a common core. Each processor combines the core DSP architecture-computation units, data address generators, and program sequencer-with differentiating features such as on-chip program and data memory RAM, a programmable timer, one or two serial ports, and, on the ADSP-2111, a host interface port.
Documentation
Application Note 57
Technical Articles 2
Processor Manual 1
Software Manual 5
Obsolete Data Sheet 1
This is the most up-to-date revision of the Data Sheet.
Software Resources
Software & Tools Anomaly 1
Evaluation Software 0
Latest Discussions
No discussions on adsp-2103 yet. Have something to say?
Start a Discussion on EngineerZone®